kuterd / nv_isa_solverLinks
Nvidia Instruction Set Specification Generator
☆293Updated last year
Alternatives and similar repositories for nv_isa_solver
Users that are interested in nv_isa_solver are comparing it to the libraries listed below
Sorting:
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆144Updated 2 months ago
- Super fast FP32 matrix multiplication on RDNA3☆73Updated 6 months ago
- GPUOcelot: A dynamic compilation framework for PTX☆209Updated 7 months ago
- High-Performance SGEMM on CUDA devices☆105Updated 8 months ago
- Tenstorrent MLIR compiler☆186Updated this week
- Custom PTX Instruction Benchmark☆128Updated 7 months ago
- Learning about CUDA by writing PTX code.☆138Updated last year
- ☆68Updated last week
- RDNA3 emulator☆54Updated 5 months ago
- AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming☆82Updated this week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆98Updated last week
- ctypes wrappers for HIP, CUDA, and OpenCL☆130Updated last year
- An interactive web-based tool for exploring intermediate representations of PyTorch and Triton models☆51Updated last month
- Tilus is a tile-level kernel programming language with explicit control over shared memory and registers.☆369Updated last week
- Exploring the scalable matrix extension of the Apple M4 processor☆204Updated 11 months ago
- Official Problem Sets / Reference Kernels for the GPU MODE Leaderboard!☆97Updated last week
- An experimental CPU backend for Triton☆154Updated 4 months ago
- Visualization of cache-optimized matrix multiplication☆155Updated 6 months ago
- Apple GPU microarchitecture☆550Updated last year
- An unofficial cuda assembler, for all generations of SASS, hopefully :)☆539Updated 2 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 9 months ago
- ☆449Updated 6 months ago
- MLIR-based partitioning system☆135Updated this week
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆117Updated 4 months ago
- TritonParse: A Compiler Tracer, Visualizer, and mini-Reproducer for Triton Kernels☆152Updated this week
- Sniff CUDA ioctls☆211Updated 2 years ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆109Updated last month
- Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…☆118Updated last week
- NVIDIA NVSHMEM is a parallel programming interface for NVIDIA GPUs based on OpenSHMEM. NVSHMEM can significantly reduce multi-process com…☆324Updated 3 weeks ago
- AI Tensor Engine for ROCm☆281Updated last week