janjaromirhorak / hradla
Logic network simulator that runs in your browser
☆23Updated 3 years ago
Alternatives and similar repositories for hradla:
Users that are interested in hradla are comparing it to the libraries listed below
- Discover and create logic circuits☆43Updated 2 years ago
- ⚡ Analog circuit simulator! -- https://hlorenzi.github.io/circuitsim/☆24Updated 5 years ago
- A digital logic simulator inspired by Logisim.☆48Updated 3 years ago
- A graphical editor and event-driven simulator for digital circuits☆26Updated 3 years ago
- A logic circuit simulator made with p5.js library.☆64Updated last year
- Simple Oscilloscope Simulator☆25Updated 2 years ago
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Assembler for the Digital example processor☆53Updated last year
- Logisim CPU.☆31Updated 2 years ago
- SWord is a special tool for file format visual analysis☆11Updated 4 years ago
- Lechef - Logic Circuit Exercise Framework for visualizing and creating exercises on logic circuit basics in JavaScript☆14Updated 10 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Updated 4 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- Digital Logic Simulator☆31Updated 3 years ago
- GPL Electronic Design Automation☆219Updated 2 weeks ago
- Open Source circuit capture program☆132Updated last year
- An interactive digital logic simulator with verilog support (Yosys)☆19Updated last month
- Simple SoC in VHDL with full toolchain and custom board.☆28Updated 6 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆14Updated 2 years ago
- unicode for microcontrollers☆46Updated 4 years ago
- FPGA Development toolset☆20Updated 7 years ago
- This is the filesystem for jor1k☆24Updated 4 years ago
- Caneda main sources repository.☆63Updated 5 months ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Updated 7 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Updated 5 years ago
- A combinational logic circuit design and simulation app for Windows written in C++ using CMU graphics library.☆28Updated 7 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆11Updated 7 years ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆38Updated 9 months ago
- SVG editor built with web components + hybrids. Try it at svgstud.io!☆19Updated 2 years ago