Alternatives and similar repositories for hradla:

Users that are interested in hradla are comparing it to the libraries listed below

• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆47Updated 3 years ago
• hlorenzi / circuitsim
  ⚡ Analog circuit simulator! -- https://hlorenzi.github.io/circuitsim/
  ☆24Updated 5 years ago
• logical / webtronix
  Webtronix is an online schematic drawing tool with Gnucap spice simulator.
  ☆38Updated 7 years ago
• SimonBuxx / LogiJS
  Discover and create logic circuits
  ☆41Updated last year
• rafael1193 / spicegui
  Graphical user interface for circuit simulation on GNU/Linux using ngspice
  ☆16Updated 8 years ago
• matt123p / TinyCAD
  Open Source circuit capture program
  ☆127Updated last year
• drendog / Logic-Circuit-Simulator
  A logic circuit simulator made with p5.js library.
  ☆64Updated last year
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆47Updated last year
• zupolgec / circuit-simulator
  © 2011 MIT - It's a circuit simulator like PSpice written in Javascript. Uses two js libraries: cktsim.js and schematic.js
  ☆94Updated 7 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆31Updated 2 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆65Updated 5 years ago
• Obijuan / simplez-fpga
  Verilog implementation of the educational "Simplez" processor
  ☆41Updated 6 months ago
• Obijuan / iceFactory
  A Javascript library for generating blocks for the ICEstudio FPGA development environment
  ☆10Updated 6 years ago
• vkaravir / lechef
  Lechef - Logic Circuit Exercise Framework for visualizing and creating exercises on logic circuit basics in JavaScript
  ☆14Updated 9 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• fsmMLK / inkscapeLogicGates
  Inkscape extension to assist creating logic circuits symbols, following the 'distinctive shape' of IEEE Std 91/91a-1991 standard.
  ☆55Updated 3 weeks ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆12Updated 4 years ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 5 years ago
• ClarkFieseln / FPGA_HW_SIM_FWK
  FPGA Hardware Simulation Framework
  ☆15Updated 2 years ago
• s-macke / jor1k-sysroot
  This is the filesystem for jor1k
  ☆23Updated 4 years ago
• FPGAwars / apio-ide
  Experimental open FPGA IDE using Atom and Apio
  ☆90Updated 9 months ago
• Obijuan / Cuadernos-tecnicos-FPGAs-libres
  Notas técnicas sobre FPGAs libres
  ☆49Updated last week
• eelab-dev / EEcircuit
  A browser-based SPICE circuit simulator
  ☆113Updated last week
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆24Updated 3 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆52Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆49Updated 6 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 8 months ago