intel / supra-on-oneapi

Related projects: ⓘ

• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆107Updated 8 months ago
• mpicbg-scicomp / gearshifft
  Benchmark Suite for Heterogenuous FFT Implementations
  ☆34Updated 8 months ago
• intel / BaseKit-code-samples
  ☆55Updated last year
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆15Updated 2 years ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆57Updated last week
• ARM-software / HPCG_for_Arm
  ☆22Updated last year
• ville-k / sycl_starter
  Simple starter code for SYCL and Eigen
  ☆18Updated 7 years ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆40Updated 2 weeks ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆58Updated 2 weeks ago
• jefflieu / HLS-Tiny-Tutorials
  This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
  ☆22Updated 2 years ago
• argonne-lcf / AIaccelerators-SC23-tutorial
  AI Accelerators-SC23-tutorial Repository
  ☆11Updated 10 months ago
• Xilinx / vck190-base-trd
  ☆13Updated last year
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆48Updated 6 years ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆188Updated 2 years ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆46Updated last month
• Xilinx / Get_Moving_With_Alveo
  For publishing the source for UG1352 "Get Moving with Alveo"
  ☆47Updated 4 years ago
• Xilinx / PYNQ-Metadata
  PYNQ-Metadata provides an abstract description of reconfigurable system designs.
  ☆7Updated 4 months ago
• intel / compute-samples
  Intel® GPU Compute Samples
  ☆95Updated 4 months ago
• intel / fpga-training
  ☆31Updated last week
• intel / HPCKit-code-samples
  ☆29Updated last year
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆93Updated last year
• ARM-software / Methodology_for_ArmIE_SVE
  ☆16Updated 4 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 3 weeks ago
• illuhad / syclinfo
  List all available information about all SYCL devices and platforms
  ☆15Updated 4 years ago
• dcblack / sc-platform
  Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0
  ☆21Updated last year
• intel / fpga-runtime-for-opencl
  Intel® FPGA Runtime for OpenCL™ Software Technology
  ☆32Updated this week
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆47Updated last year
• tkat0 / pynqmmult
  "mmult" example using SDSoC for PYNQ board
  ☆11Updated 7 years ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆77Updated 2 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆62Updated 4 years ago
• karlrupp / cpu-gpu-mic-comparison
  Data repository supplementing my blog post comparing hardware characteristics of CPUs, GPUs, and MICs
  ☆34Updated 2 years ago