intel / torch-xpu-ops
☆35Updated this week
Alternatives and similar repositories for torch-xpu-ops:
Users that are interested in torch-xpu-ops are comparing it to the libraries listed below
- OpenAI Triton backend for Intel® GPUs☆168Updated this week
- Intel® Extension for DeepSpeed* is an extension to DeepSpeed that brings feature support with SYCL kernels on Intel GPU(XPU) device. Note…☆62Updated 2 weeks ago
- ☆44Updated last month
- A Fusion Code Generator for NVIDIA GPUs (commonly known as "nvFuser")☆313Updated this week
- ☆60Updated 3 months ago
- Development repository for the Triton language and compiler☆111Updated this week
- Ahead of Time (AOT) Triton Math Library☆54Updated last week
- CUDA Templates for Linear Algebra Subroutines☆15Updated this week
- An experimental CPU backend for Triton (https//github.com/openai/triton)☆40Updated 10 months ago
- Shared Middle-Layer for Triton Compilation☆232Updated last week
- MLIR-based partitioning system☆72Updated this week
- ☆137Updated this week
- Unified compiler/runtime for interfacing with PyTorch Dynamo.☆99Updated 3 weeks ago
- ☆73Updated 4 months ago
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆79Updated last year
- extensible collectives library in triton☆83Updated 5 months ago
- Experimental projects related to TensorRT☆90Updated this week
- ☆90Updated 11 months ago
- An experimental CPU backend for Triton☆99Updated last week
- oneCCL Bindings for Pytorch*☆89Updated last week
- High-speed GEMV kernels, at most 2.7x speedup compared to pytorch baseline.☆100Updated 8 months ago
- Composable Kernel: Performance Portable Programming Model for Machine Learning Tensor Operators☆362Updated this week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆130Updated this week
- ☆190Updated 8 months ago
- Assembler for NVIDIA Volta and Turing GPUs☆214Updated 3 years ago
- Test suite for probing the numerical behavior of NVIDIA tensor cores☆37Updated 7 months ago
- TPP experimentation on MLIR for linear algebra☆121Updated this week
- A language and compiler for irregular tensor programs.☆137Updated 3 months ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆128Updated last year