intel / torch-xpu-opsLinks
☆57Updated this week
Alternatives and similar repositories for torch-xpu-ops
Users that are interested in torch-xpu-ops are comparing it to the libraries listed below
Sorting:
- SYCL based CUTLASS implementation for Intel GPUs☆40Updated last week
- OpenAI Triton backend for Intel® GPUs☆210Updated this week
- ☆51Updated 4 months ago
- Intel® Extension for DeepSpeed* is an extension to DeepSpeed that brings feature support with SYCL kernels on Intel GPU(XPU) device. Note…☆62Updated 3 months ago
- ☆63Updated 9 months ago
- AI Tensor Engine for ROCm☆284Updated this week
- A Fusion Code Generator for NVIDIA GPUs (commonly known as "nvFuser")☆356Updated this week
- oneCCL Bindings for Pytorch*☆102Updated 2 months ago
- Ahead of Time (AOT) Triton Math Library☆77Updated this week
- Development repository for the Triton language and compiler☆131Updated this week
- An experimental CPU backend for Triton (https//github.com/openai/triton)☆45Updated last month
- ☆150Updated last week
- AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming☆82Updated this week
- Test suite for probing the numerical behavior of NVIDIA tensor cores☆41Updated last year
- An extension library of WMMA API (Tensor Core API)☆106Updated last year
- ☆27Updated last week
- Shared Middle-Layer for Triton Compilation☆288Updated last week
- oneAPI Collective Communications Library (oneCCL)☆245Updated last week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆145Updated this week
- Stores documents and resources used by the OpenXLA developer community☆129Updated last year
- ☆271Updated this week
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆111Updated this week
- Composable Kernel: Performance Portable Programming Model for Machine Learning Tensor Operators☆471Updated this week
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆246Updated last week
- QuickReduce is a performant all-reduce library designed for AMD ROCm that supports inline compression.☆33Updated last month
- MLIR-based partitioning system☆135Updated this week
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆117Updated 4 months ago
- ☆45Updated last week
- RCCL Performance Benchmark Tests☆77Updated this week
- rocWMMA☆133Updated this week