microsoft / triton-shared
Shared Middle-Layer for Triton Compilation
☆157Updated last week
Related projects: ⓘ
- Development repository for the Triton-Linalg conversion☆135Updated last month
- OpenAI Triton backend for Intel® GPUs☆124Updated this week
- A Easy-to-understand TensorOp Matmul Tutorial☆265Updated this week
- ☆193Updated last year
- A home for the final text of all TVM RFCs.☆99Updated 3 months ago
- ☆138Updated 2 months ago
- Several optimization methods of half-precision general matrix multiplication (HGEMM) using tensor core with WMMA API and MMA PTX instruct…☆264Updated last week
- Assembler for NVIDIA Volta and Turing GPUs☆195Updated 2 years ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆123Updated 11 months ago
- Experimental projects related to TensorRT☆62Updated this week
- ☆124Updated this week
- ☆73Updated 5 months ago
- Unified compiler/runtime for interfacing with PyTorch Dynamo.☆90Updated this week
- An experimental CPU backend for Triton☆36Updated last week
- Play with MLIR right in your browser☆122Updated last year
- collection of benchmarks to measure basic GPU capabilities☆241Updated 2 months ago
- A fast communication-overlapping library for tensor parallelism on GPUs.☆184Updated this week
- TPP experimentation on MLIR for linear algebra☆110Updated this week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆115Updated this week
- PET: Optimizing Tensor Programs with Partially Equivalent Transformations and Automated Corrections☆112Updated 2 years ago
- TiledCUDA is a highly efficient kernel template library designed to elevate CUDA C’s level of abstraction for processing tiles.☆114Updated last week
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆175Updated 2 years ago
- ☆69Updated 6 months ago
- play gemm with tvm☆81Updated last year
- A model compilation solution for various hardware☆357Updated this week
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆100Updated last year
- SparseTIR: Sparse Tensor Compiler for Deep Learning☆129Updated last year
- ☆141Updated last year
- An extention of TVMScript to write simple and high performance GPU kernels with tensorcore.☆49Updated last month
- MSCCL++: A GPU-driven communication stack for scalable AI applications☆233Updated this week