fedetft / tdmh
TDMH: A time deterministic wireless network stack (see the paper at https://arxiv.org/pdf/1809.06104.pdf)
☆11Updated 6 months ago
Alternatives and similar repositories for tdmh:
Users that are interested in tdmh are comparing it to the libraries listed below
- Forward error correction library in C++☆13Updated 5 years ago
- Library to simulate the Precision Time Protocol (PTP, IEEE 1588) in OMNeT++☆30Updated 3 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆14Updated 8 years ago
- A library of DSP functions for SDR, developed for XTRX SDR☆13Updated 2 years ago
- XTRX PCI driver for linux☆16Updated 2 weeks ago
- ☆14Updated last year
- ☆37Updated 4 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆11Updated 5 years ago
- Send or receive data by SDR using OFDM modulation☆26Updated 2 years ago
- Software for Amungo's nut4nt board RF front-end IC with NTLab NT1065 four-channel multiband navigation☆29Updated 2 years ago
- simple viewer for spectra☆16Updated 3 years ago
- MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project☆32Updated 2 weeks ago
- Simulations and figures for 5G NR radio resource properties planning. Built for educational purposes.☆31Updated last year
- SATA sniffing☆14Updated 2 years ago
- Plotter widgets for visualization in Pothos GUI☆13Updated 3 years ago
- ☆45Updated 3 years ago
- Baseband Receiver IP for GPS like DSSS signals☆33Updated 4 years ago
- Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR☆13Updated 2 years ago
- Documentation for srsRAN Project, an open-source 5G CU/DU solution.☆14Updated last month
- Orthogonal Frequency Division Multiplexing pipeline☆28Updated 6 years ago
- GNURadio block to play back files with delays between replays and/or limited replay counts.☆14Updated last year
- Low-level XTRX hardware abstraction library☆14Updated 2 years ago
- 5G core testing solution☆46Updated 3 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆24Updated 7 years ago
- a simple physical level 5g simulator for PUSCH channel☆12Updated 7 years ago
- ☆6Updated last year
- Intrusive data structures and asynchronous IO library☆19Updated 4 years ago
- Avionics Full-Duplex Switched Ethernet model for OMNeT++☆14Updated 7 years ago
- A Ble Fingerprint Sniffer based on SDR.☆16Updated 4 years ago
- Hard Real-Time world-wide clock synchronization utilizing new better algorithms than PTP and NTP uses.☆13Updated 9 years ago