dowenberghmark / FPGA-SHA256
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-SHA256
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- ☆13Updated 5 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- ☆11Updated 6 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆280Updated 10 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆18Updated 6 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆14Updated 6 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- Blockchain Offload Engine☆15Updated 6 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- Exploring the Ed25519 (FPGA) design space.☆15Updated 6 years ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- TCP Offload Engine☆71Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆17Updated 4 years ago
- FPGA miner for OdoCrypt☆13Updated 5 years ago