dowenberghmark / FPGA-SHA256Links
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-SHA256
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
Sorting:
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- ☆13Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 2 months ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- ☆44Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- ☆11Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Updated 6 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Blockchain Offload Engine☆15Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- ☆19Updated 7 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆67Updated 3 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago