dowenberghmark / FPGA-SHA256
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-SHA256:
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
- Mining CryptoNight Haven on the Varium C1100☆10Updated 2 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- Zcash FPGA acceleration engine☆121Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆96Updated 11 years ago
- ☆13Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated last year
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆20Updated 7 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- ☆44Updated 3 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆55Updated 5 months ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 4 years ago
- ☆19Updated 6 years ago
- TCP Offload Engine☆72Updated 7 years ago
- Distributed Accelerator OS☆61Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 3 months ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆28Updated 3 months ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year