dowenberghmark / FPGA-SHA256Links
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-SHA256
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
Sorting:
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- ☆13Updated 6 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆368Updated 3 weeks ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- ☆11Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆43Updated 9 months ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- TCP Offload Engine☆76Updated 8 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 5 years ago
- SQRL FK33 board files, example designs and scripts.☆18Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆71Updated 8 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- DUAL Spartan6 Development Platform☆85Updated 7 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Design for using Ethernet on the ZCU102 development board☆15Updated 6 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- ☆19Updated 7 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago
- VHDL Implementation of AES Algorithm☆91Updated 4 years ago