dowenberghmark / FPGA-SHA256Links
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 8 years ago
Alternatives and similar repositories for FPGA-SHA256
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the SHA-512 hash function.☆44Updated 2 weeks ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 4 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 5 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Zcash FPGA acceleration engine☆131Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 7 years ago
- ☆13Updated 6 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 10 months ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆29Updated 5 years ago
- Chisel HDL example applications☆30Updated 3 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- ☆11Updated 7 years ago
- ☆63Updated 7 years ago
- Blockchain Offload Engine☆15Updated 7 years ago