dowenberghmark / FPGA-SHA256
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-SHA256:
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆172Updated 3 years ago
- ☆13Updated 5 years ago
- Zcash FPGA acceleration engine☆121Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated last year
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆19Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Design for using Ethernet on the ZCU102 development board☆12Updated 5 years ago
- Contains examples to start with Kactus2.☆18Updated 7 months ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 2 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- ☆11Updated 6 years ago
- bmminer for S9 T9 R4 T9+☆90Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago