dowenberghmark / FPGA-SHA256Links
Acceleration of SHA256 on the AWS F1 instance using OpenCL.
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-SHA256
Users that are interested in FPGA-SHA256 are comparing it to the libraries listed below
Sorting:
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆82Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Verilog implementation of the SHA-512 hash function.☆40Updated 7 months ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- ☆13Updated 6 years ago
- Zcash FPGA acceleration engine☆129Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- TCP Offload Engine☆73Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆54Updated 7 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆361Updated 3 months ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 7 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 8 months ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆27Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆107Updated 7 years ago
- run petalinux using docker tool☆28Updated 5 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated 2 years ago
- Design for using Ethernet on the ZCU102 development board☆14Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- Public repository for Litefury & Nitefury☆301Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago