Alternatives and similar repositories for Matrix-Multiplication

Users that are interested in Matrix-Multiplication are comparing it to the libraries listed below

• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆61Updated 3 years ago
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆139Updated last year
• hkust-adsl / gass
  ☆38Updated 3 years ago
• getianao / ngAP
  ngAP's artifact for ASPLOS'24
  ☆24Updated 5 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆58Updated 3 weeks ago
• escalab / GPTPU
  GPTPU for SC 2021
  ☆52Updated 2 years ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• roastduck / FreeTensor
  A language and compiler for irregular tensor programs.
  ☆152Updated last year
• ubc-aamodt-group / vulkan-sim
  Vulkan-Sim is a GPU architecture simulator for Vulkan ray tracing based on GPGPU-Sim and Mesa.
  ☆76Updated 11 months ago
• meton-robean / PaperNotes
  记录阅读各类paper的想法笔记（关注体系结构，机器学习系统，深度学习，计算机视觉）
  ☆25Updated 6 years ago
• gpgpu-sim / gpgpu-sim_simulations
  A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …
  ☆75Updated 5 years ago
• Xilinx / mlir-air
  ☆121Updated 2 weeks ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆39Updated 2 years ago
• escalab / SIMD2
  ☆31Updated 3 years ago
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆15Updated last year
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆49Updated 2 weeks ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago
• uiuc-arc / felix
  Optimize tensor program fast with Felix, a gradient descent autotuner.
  ☆29Updated last year
• nycu-caslab / TinyTS
  This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.
  ☆19Updated 5 months ago
• lenLRX / AmpereSparseMatmul
  study of Ampere' Sparse Matmul
  ☆18Updated 5 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆53Updated last week
• buddy-compiler / buddy-benchmark
  Benchmark Framework for Buddy Projects
  ☆55Updated 2 months ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆54Updated last year
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆22Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• wu-kan / HPL-AI
  An implementation of HPL-AI Mixed-Precision Benchmark based on hpl-2.3
  ☆29Updated 4 years ago
• csl-iisc / MGVM-MICRO2022
  ☆12Updated 3 years ago
• hanchenye / polyaie
  An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE
  ☆17Updated 3 years ago