☆17Sep 27, 2018Updated 7 years ago
Alternatives and similar repositories for VE281
Users that are interested in VE281 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A more flexible replacement for libevent's httpd API (Developers, use the develop branch to patch, not master)☆16Dec 8, 2014Updated 11 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆11Nov 2, 2017Updated 8 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- ☆13Jul 27, 2026Updated last month
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- ☆13Nov 25, 2019Updated 6 years ago
- LLVM based assembler for x86, Arm, Mips, PowerPC, Sparc and SystemZ (Rust API)☆20Apr 14, 2016Updated 10 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆21Jun 4, 2020Updated 6 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Apr 28, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementing SPMD control flow in LLVM using reconverging CFGs - Vectorizing Divergent Control-Flow for SIMD Applications☆19Apr 11, 2019Updated 7 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Interprocedural Basic Block Code Layout Optimization☆19Jan 17, 2019Updated 7 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- ☆19Aug 7, 2018Updated 8 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- Clang Static Analyzer with use-after-free and double-free checkers☆15Jul 24, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- IMPORTANT NOTICE: This implementation is long outdated. Whole-Function Vectorization is an algorithm that transforms a scalar function in…☆23May 16, 2012Updated 14 years ago
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- Amaranth HDL libary for building USB-capable SoC designs.☆31Oct 31, 2025Updated 9 months ago
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆16Aug 23, 2021Updated 5 years ago
- OpenArkCompiler official website☆20Oct 14, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- ☆19Jul 13, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆16Jan 9, 2022Updated 4 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- 个人的字节码插桩学习工程，也能作为模板参照使用☆29Jun 24, 2019Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago