Alternatives and similar repositories for VE281

Users that are interested in VE281 are comparing it to the libraries listed below

• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆108Updated 6 years ago
• stardust95 / TinyCompiler
  c compiler based on flex(lex), bison(yacc) and LLVM, supports LLVM IR and obj code generation. 基于flex，bison以及LLVM，使用c++11实现的类C语法编译器, 支持生成…
  ☆258Updated 8 years ago
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆19Updated 4 years ago
• nzh63 / syc
  Optimizing compiler for SysY (C subset)
  ☆43Updated last year
• jiangxincode / CacheSim
  A simulator of Cache
  ☆79Updated 3 weeks ago
• shzhxh / v9-doc
  CPU + xv6 + compiler
  ☆18Updated 7 years ago
• tsreaper / verilog-gobang-game-with-ai
  My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
  ☆12Updated 8 years ago
• xiaoweiChen / LLVM-Techniques-Tips-and-Best-Practies
  《LLVM Techniques, Tips, and Best Practices》的非专业个人翻译
  ☆133Updated 3 years ago
• daviddwlee84 / OperatingSystem
  PKU OS course project and notes based on Nachos and XV6
  ☆178Updated 4 years ago
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆76Updated 2 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆121Updated 2 weeks ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆49Updated 2 weeks ago
• Hanseltu / kaleidoscope-tutorial
  My First Language Frontend with LLVM Tutorial in Chinese
  ☆78Updated 2 years ago
• AllenWrong / Self-learning-Record
  ☆159Updated 3 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• No-SF-Work / miniSysY-tutorial
  BUAASE2019级的编译实验的实验指导与实验安排
  ☆119Updated 2 years ago
• weijunji / xv6-6.S081
  Lab of 6.S081 / Fall 2020
  ☆83Updated 4 years ago
• akangakang / OS-ChCore-Lab
  上海交通大学软件学院🍭操作系统课程🍦实验
  ☆25Updated 4 years ago
• yunwei37 / 6.828-2018-labs
  MIT 6.828 操作系统工程 2018 fall labs & notes
  ☆50Updated 2 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆67Updated last month
• chyyuu / compiler_lab
  Some toy labs for compiler course
  ☆58Updated 2 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆52Updated 4 years ago
• mlzeng / CSC2020-USTC-FlammingMyCompiler
  全国大学生计算机系统能力大赛编译系统设计赛项目
  ☆243Updated 4 years ago
• LC-John / RISCV-Simulator
  PKU computer organization and architecture RISC-V Simulator LAB
  ☆35Updated 7 years ago
• FDUCSLG / Arch-2022Spring-FDU
  ☆10Updated 3 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 3 years ago
• houminz / 6.828
  MIT 6.828 JOS lab
  ☆57Updated 8 years ago
• ejunjsh / myxv6
  xv6 riscv operating system and labs from mit 6.S081 2020
  ☆20Updated 3 years ago
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Updated 8 years ago