Sumith1896 / tusSAT
A SAT solver implementation in VHDL, team tussle
☆20Updated 8 years ago
Alternatives and similar repositories for tusSAT:
Users that are interested in tusSAT are comparing it to the libraries listed below
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆21Updated 3 years ago
- Liveness-driven random C code generator☆41Updated 6 months ago
- A minimalistic and high-performance SAT solver☆26Updated last year
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆68Updated 8 years ago
- GNU Superoptimizer Version 2☆25Updated 3 years ago
- ☆27Updated 7 months ago
- "CF3" is a C compiler test suite targeting arithmetic optimization.☆37Updated 7 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- ☆51Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- Dimacs CNF utilities☆20Updated 14 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Updated 5 years ago
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- Experimental results of the strata project☆9Updated 8 years ago
- There is a new version of dReal, available at https://github.com/dreal/dreal4☆49Updated 3 years ago
- custom type systems for Clang☆96Updated 9 years ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆28Updated 5 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆40Updated 4 years ago
- The Diderot language compiler☆15Updated last year
- The GNU Superoptimizer☆26Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- ☆19Updated 10 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago