Georgia Tech RoboJackets Firmware for the RoboCup Small Size League
☆28Aug 26, 2024Updated 2 years ago
Alternatives and similar repositories for robocup-firmware
Users that are interested in robocup-firmware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The KiCAD Design Files for Georgia Tech RoboJackets RoboCup Small Size League's Electrical Systems☆32Updated this week
- Arduino library to support the Quad-SPI NOR Flash memory MX25R6435F☆12Oct 5, 2021Updated 4 years ago
- esp32 thermistor component example☆13Jul 17, 2024Updated 2 years ago
- Bootloader for Arduboy, Arduboy FX and Homemade Arduboys☆15Jun 18, 2024Updated 2 years ago
- ESP-IDF Port of littlevgl supporting st7789☆15Oct 19, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Marlin with a filament diameter sensor that controls extruder☆10Jun 9, 2015Updated 11 years ago
- Hardware design files for BLDC servo controller☆14Sep 24, 2022Updated 3 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- A Raspberry Pi-based alarm clock that drives a light☆18Jun 17, 2017Updated 9 years ago
- Arm Mbed OS is a platform operating system designed for the internet of things☆18Aug 16, 2023Updated 3 years ago
- Cad files and docs related to OpenPi☆13Nov 24, 2015Updated 10 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆12Aug 30, 2022Updated 4 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Send data via I2C/TWI, using the Wire library.☆12Jan 14, 2017Updated 9 years ago
- Implementing FreeRTOS on STM32F429-Discovery☆16Jan 28, 2022Updated 4 years ago
- A simple tool for managing a product inventory☆17Mar 2, 2020Updated 6 years ago
- Google Open Source image for Eddystone Beacon supporting UID / URL / TLM / EID frames and GATT service☆10Jun 18, 2017Updated 9 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- One-stop-shop for all your AmbiqSuite SDK board support package needs.☆29Aug 19, 2022Updated 4 years ago
- Tools for generating VisualGDB BSPs☆32Mar 27, 2026Updated 5 months ago
- ☆10Jan 25, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- ☆11Dec 19, 2021Updated 4 years ago
- A cross-platform GUI for uploading new firmware to an Artemis based device.☆29Mar 3, 2025Updated last year
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 8 years ago
- Demo for Melexis MLX90640 sensor using mikromedia 7 for STM32F7☆19Dec 9, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Arduino Based Simple Closed Loop Motor Control library☆14Oct 7, 2020Updated 5 years ago
- STM32 Driver MLX90640 IR Sensor☆16Dec 22, 2018Updated 7 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 6 months ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- verilog modules☆16May 4, 2020Updated 6 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago