Lolita1001 / CodesysNetVarView external linksLinks
Python receiver from Codesys Network Variables Lists sender
☆19Oct 31, 2022Updated 3 years ago
Alternatives and similar repositories for CodesysNetVar
Users that are interested in CodesysNetVar are comparing it to the libraries listed below
Sorting:
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 3 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- MicroPython library for ev3dev☆10Oct 1, 2017Updated 8 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 4 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆16Sep 9, 2024Updated last year
- ☆15Sep 22, 2016Updated 9 years ago
- My playground. Currently used as an auto builder for some custom board configs. EXPERIMENTAL CHANGES WARNING☆22Jan 2, 2025Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- ☆20Oct 19, 2025Updated 3 months ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆22Aug 16, 2019Updated 6 years ago
- TMDS encoding tools☆17Jan 11, 2018Updated 8 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated last month
- CanOpenNode Implementation for ESP32 Wrover☆21Mar 11, 2023Updated 2 years ago
- Template project for LiteX-based SoCs☆21Jan 8, 2026Updated last month
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- ☆25Aug 30, 2020Updated 5 years ago
- Drivers for ESP32 to be used with LVGL☆27Jun 3, 2023Updated 2 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 3 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- Raspberry Pi Pico GUD USB Display☆35Nov 7, 2024Updated last year
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆44Jul 21, 2022Updated 3 years ago
- I2C models for cocotb☆40Sep 7, 2025Updated 5 months ago
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- ☆41Jan 28, 2024Updated 2 years ago
- ESP8266 based CAN-Bus Diagnostic Tool☆43Nov 3, 2021Updated 4 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- 移植LVGL V9到ESP32S3显示,酷世DIY开发板,特色是flex layout和中文拼音输入法☆37Dec 29, 2022Updated 3 years ago
- Use the ch32v003 as a usb pd controller☆49Jul 3, 2024Updated last year
- This repository contains the source code for P4TG, a 1 Tb/s traffic generator for Ethernet/IP networks☆55Updated this week