☆11Jun 28, 2020Updated 5 years ago
Alternatives and similar repositories for e
Users that are interested in e are comparing it to the libraries listed below
Sorting:
- HBuilderX for TinyPng 图片压缩插件☆10May 25, 2023Updated 2 years ago
- delphi7-lite 单文件版本☆12Jun 22, 2020Updated 5 years ago
- vc6.0集成番茄插件☆16Jun 26, 2020Updated 5 years ago
- AIGC聊天绘画系统「PHP源码版」，基于前后端分离架构以及Vue3、uni-app、ThinkPHP6.x、PHP8.0技术栈开发，包含PC端、H5端、小程序端、APP端。ChatAI聚合对接国内外知名主流大语言模型接口及中转平台，如ChatGLM、讯飞星火、文心一言、G…☆16Sep 7, 2025Updated 5 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- kun-chat is a lightweight AI conversation app based on Ollama/kun-chat 是一款基于 Ollama 的轻量级 AI 对话应用☆10Jul 16, 2025Updated 7 months ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- 基于node.js后台的IM后台服务☆10Dec 22, 2022Updated 3 years ago
- ☆10Oct 18, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆14Jan 22, 2026Updated last month
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Discuz 结合微信公众号，公众号内签到，赠送论坛金钱红包☆11Jan 15, 2018Updated 8 years ago
- 视频站CMS☆10Jan 21, 2018Updated 8 years ago
- Fastest Stable Diffusion GUI, Pipeline, with only one python script, with the least number of lines and in the least complex way.☆13Jan 8, 2025Updated last year
- 基于 flutter 构建的应用☆15Aug 20, 2018Updated 7 years ago
- 基于 GitHub Actions 的再漫画 (zaimanhua.com) 自动签到工具 | Auto check-in tool for zaimanhua.com☆29Feb 15, 2026Updated 2 weeks ago
- Discuz论坛爬虫☆11Sep 27, 2019Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆16Nov 18, 2025Updated 3 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Android client for http://bbs.uestc.edu.cn☆11Feb 25, 2018Updated 8 years ago