Personal LFS Repository for my OS
☆12Aug 26, 2026Updated last week
Alternatives and similar repositories for Voncloft-OS
Users that are interested in Voncloft-OS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI-driven discovery of new Gravitational Wave Detectors☆26Jan 10, 2024Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated 2 years ago
- Esp32 code to run deej with just 2 rotary encoders☆14Dec 23, 2024Updated last year
- ☆15Apr 13, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Dec 22, 2025Updated 8 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- ☆23Updated this week
- ☆21May 8, 2025Updated last year
- Agile Hardware Design Course☆22Updated this week
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 3 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆20Feb 9, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆21Updated this week
- SystemVerilog file list pruner☆19Updated this week
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Updated this week
- ☆17Dec 25, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆24Aug 12, 2026Updated 3 weeks ago
- ☆19Nov 24, 2025Updated 9 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- A Linux Distro tucanalinux.org☆19Jan 8, 2026Updated 7 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆21Apr 20, 2026Updated 4 months ago
- ☆13Aug 29, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open neuromorphic processor architectures. Loihi-class feature set, FPGA-validated.☆20Aug 17, 2026Updated 2 weeks ago
- ☆21Nov 23, 2022Updated 3 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Aug 19, 2026Updated 2 weeks ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- RISCV CPU implementation in SystemVerilog☆32Aug 28, 2026Updated last week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated 2 months ago