Personal LFS Repository for my OS
☆12Aug 7, 2026Updated last week
Alternatives and similar repositories for Voncloft-OS
Users that are interested in Voncloft-OS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- script to create initramfs image for linux system and livecd☆12Dec 18, 2023Updated 2 years ago
- Happy April Fools!☆12Jun 3, 2022Updated 4 years ago
- Contain all ports used by scratchpkg☆77Jan 26, 2024Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Esp32 code to run deej with just 2 rotary encoders☆14Dec 23, 2024Updated last year
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Jul 17, 2026Updated 3 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- 新生入学必读材料☆15Updated this week
- ☆23Updated this week
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- ☆11Nov 13, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- ☆18Jun 4, 2026Updated 2 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 weeks ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated 2 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆17Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog file list pruner☆19Aug 2, 2026Updated last week
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Mar 19, 2026Updated 4 months ago
- ☆17Dec 25, 2024Updated last year
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- A Linux Distro tucanalinux.org☆20Jan 8, 2026Updated 7 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated 3 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- ☆13Aug 29, 2022Updated 3 years ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆20Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An SDK for verifiable intent, inline with code: one-line claims above your functions, verified at the rigor you choose and flagged when t…☆43Jul 28, 2026Updated 2 weeks ago
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆20Updated this week
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 31, 2026Updated 2 weeks ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year