uw-midsun / hardwareLinks
☆10Updated 5 years ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- CU InSpace's avionics software☆11Updated 2 years ago
- Circuit designs for the 2019/2020 vehicle☆12Updated 4 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Updated 10 years ago
- 24H digital quartz clock from scratch☆21Updated 6 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 11 years ago
- PCB designs for the University of Waterloo Robotics Team☆95Updated 8 months ago
- Cadence PCB and SCH Library and some tools☆14Updated 11 years ago
- HY TTC 50 VCU code for SRE-2 to SRE-5. HY TTC 60 VCU code for SRE-6, SR-14, SR-15, SR-16.☆12Updated last week
- FPGA dev board based on Lattice iCE40 8k☆77Updated 5 years ago
- Wiki lives in here☆12Updated 5 years ago
- FPGArduino source☆70Updated 6 years ago
- PID control of a BLDC motor using an STM32F4 Discovery Board☆15Updated 7 years ago
- released krtkl schematics☆58Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Updated 10 years ago
- A public mirror of the private flight software development repository. Updated around every month or so☆12Updated 5 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 10 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21Updated 5 years ago
- ☆10Updated 9 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 12 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 8 years ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 11 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Apio examples☆37Updated this week
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- STM32-H407 and STM32-E407☆33Updated 7 years ago
- ☆25Updated 7 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Updated 3 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 10 years ago
- Primary GIT Repository for the Zephyr Project☆12Updated this week