Object-oriented programming (OOP) in pure C
☆19Jul 29, 2023Updated 2 years ago
Alternatives and similar repositories for c-classes
Users that are interested in c-classes are comparing it to the libraries listed below
Sorting:
- ASCII Pacman game, written with curses☆20Jun 18, 2025Updated 8 months ago
- ☆19Nov 23, 2025Updated 3 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- a simearth clone☆13Jun 25, 2020Updated 5 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Depth Peel Haired in OpenGL☆11Jan 15, 2025Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Various tools written or modified by me☆10Oct 26, 2025Updated 4 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- Accepts broken-down datetime elements and returns seconds since UNIX epoch☆11Jul 15, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- Resource compiler, packages images, fonts, cursors, etc as compilable C source. Portable ANSI C.☆16Dec 17, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- download the macOS SDK legally without an Apple account☆11Jun 1, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- msx game development library ubox example☆11Apr 26, 2023Updated 2 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- The popular anime novel DDLC programmed from zero in vanilla javascript, in order to make it playable in a web browser. It was my first b…☆20Mar 14, 2024Updated last year
- Linux fork of FreeBSD crunch☆17Jan 30, 2012Updated 14 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 3 years ago
- A minimal & extensible reactive event system☆12Jun 24, 2024Updated last year
- Low Latency Audio - aims to provide audio playback☆12Dec 2, 2025Updated 3 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago