Alternatives and similar repositories for Darknet

Users that are interested in Darknet are comparing it to the libraries listed below

• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• tchoi8 / verilog
  learning VHDL
  ☆12Updated 11 years ago
• cssbristol / cssbristol.co.uk
  Source code for the UoB Computer Science Society web portal
  ☆13Updated 3 weeks ago
• alaasal / GPCore
  This is the base repo for our graduation project in AlexU 21
  ☆28Updated 4 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆29Updated 5 years ago
• Viq111 / Vivado-CI
  A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI
  ☆23Updated 10 years ago
• pulp-platform / axi_spi_slave
  ☆28Updated 4 years ago
• riadhbenabdelhamid / BRISKI
  BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …
  ☆28Updated last month
• PiJoules / MIPS-processor
  MIPS processor designed in VHDL
  ☆55Updated 10 years ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Updated 7 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• silverjam / VHDL
  VHDL Samples
  ☆70Updated 12 years ago
• jeremytrimble / ezdma
  Simple, zero-copy DMA to/from userspace.
  ☆80Updated 2 years ago
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago
• mit-carbon / Graphite
  A parallel, distributed simulator for multicores.
  ☆184Updated 10 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• grg / verilator
  ☆19Updated 11 years ago
• eliothxchan / Chan-and-Professor-A-Lecture-Note-Series
  A public repository of all the course notes/summaries/etc I've written.
  ☆79Updated 9 years ago
• sheldonucr / ucr-eecs168-lab
  The lab schedules for EECS168 at UC Riverside
  ☆532Updated last month
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆150Updated 10 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆43Updated 7 years ago
• dimdano / faiss-fpga
  An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search
  ☆25Updated 6 years ago
• cdkersey / chdl
  A C++ Hardware Description Language and Toolchain
  ☆23Updated 2 years ago
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆245Updated 6 years ago
• sdasgup3 / parallel-processor-design
  Super scalar Processor design
  ☆21Updated 11 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆171Updated 5 years ago
• tomas-fryza / vhdl-labs
  VHDL course at Brno University of Technology
  ☆125Updated 8 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated last year
• ivanvig / 2dconv-FPGA
  A 2D convolution hardware implementation written in Verilog
  ☆51Updated 5 years ago