Alternatives and similar repositories for huawei-od-active-manage

Users that are interested in huawei-od-active-manage are comparing it to the libraries listed below

• CIS1900 / 2022-fall
  ☆12Updated 11 months ago
• 64bitpandas / cs61b-notes
  Guidebook for CS61B.
  ☆9Updated 2 years ago
• CSY-tvgo / YADAN-Docs
  RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
  ☆17Updated 6 months ago
• os2edu / os-labs-in-rust-course
  rust-writing-os course of https://rust.os2edu.cn
  ☆11Updated 3 years ago
• vijay03 / cs380d-f23
  CS 380D Distributed Systems at UT Austin with Vijay Chidambaram
  ☆12Updated last year
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆67Updated 2 months ago
• LearningOS / uCore-Tutorial-Guide-2022S
  ☆18Updated 3 years ago
• Amitdeb008 / IIT-CS535-Design-and-Analysis-of-Algorithm
  IIT CS 535. Design and Analysis of Algorithm. All Assignment Solution , and all the course material . Illinois Institute of technology ht…
  ☆9Updated 6 years ago
• NJU-SICP / OnlineJudge
  SICP Online Judge, consisting of a server, a react web interface and a modified Ok client.
  ☆12Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆63Updated this week
• STAR-Research / 18-847C-S22
  Official page for 18-847C (Spring '22): Data Center Computing
  ☆16Updated 3 years ago
• kaitoukito / Integrated-Circuit-Specifications
  Collect some IC specs for learning.
  ☆17Updated last year
• YdrMaster / rCore-Tutorial-in-single-workspace
  没分支的 rCore-Tutorial
  ☆46Updated 2 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆13Updated 5 months ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆41Updated 3 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆16Updated 2 years ago
• GCYYfun / DailySchedule
  《日常》
  ☆18Updated 3 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 4 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 2 years ago
• philippkeller / apue-rust
  Examples and Exercises in Rust from "Advanced Programming in the UNIX Environment"
  ☆20Updated 8 years ago
• shehanmunasinghe / tinyGPU
  tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
  ☆48Updated 4 years ago
• lizhirui / fpga-high-speed-stream-protocol
  This stream transmission protocol is used for data transmission between some fpgas.
  ☆9Updated 3 years ago
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• piood / MySysY2RV
  北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现
  ☆33Updated last year
• Ewenwan / Data-Structures-and-Algorithms-in-C
  所有基础数据结构和算法的纯C语言实现，如各自排序、链表、栈、队列、各种树以及应用、图算法、字符串匹配算法、回溯、并查集等，献丑了
  ☆13Updated 6 years ago
• ucb-bar / AuRORA
  Virtualized Accelerator Orchestration for Multi-Tenant Workloads
  ☆18Updated 8 months ago
• XianBeiTuoBaFeng2015 / MySlides
  My Slides
  ☆17Updated 2 months ago