levindoneto / Cache-SimulatorLinks
This cache simulator is used in order to simulate substitutions in cache using replacement policies (FIFO and LRU) and write back into the cache (using the write-allocate policy).
☆13Updated 7 years ago
Alternatives and similar repositories for Cache-Simulator
Users that are interested in Cache-Simulator are comparing it to the libraries listed below
Sorting:
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆21Updated 9 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Updated 8 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Updated 11 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆15Updated 4 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆45Updated last month
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆56Updated 3 weeks ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 months ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 7 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆97Updated last year
- The Splash-3 benchmark suite☆45Updated 2 years ago
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆33Updated last year
- A heterogeneous architecture timing model simulator.☆174Updated 4 months ago
- A CPU cache simulator written in Python☆29Updated 10 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Updated 10 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- Recursive unified ORAM☆15Updated 10 years ago
- Simulator for Heterogeneous Architecture☆12Updated 10 years ago
- A parallel, distributed simulator for multicores.☆185Updated 10 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆21Updated 6 years ago
- ☆72Updated 11 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 7 months ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 8 months ago