levindoneto / Cache-Simulator
This cache simulator is used in order to simulate substitutions in cache using replacement policies (FIFO and LRU) and write back into the cache (using the write-allocate policy).
☆13Updated 6 years ago
Alternatives and similar repositories for Cache-Simulator
Users that are interested in Cache-Simulator are comparing it to the libraries listed below
Sorting:
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆33Updated 10 months ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆51Updated 4 months ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- Implementation of SSD FTL firmware with hybrid log-block mapping, garbage collection and wear leveling.☆36Updated 6 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- Kernel Mode RDMA Ping☆27Updated 8 months ago
- A branch of marss with DRAMSim hooks☆18Updated 11 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- memory access workload simulator☆23Updated last week
- User level NVMe driver library☆65Updated 3 years ago
- Virtual Machine based SSD Simulator☆62Updated 4 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A prototyping environment that runs an emulated NVMe device☆12Updated 7 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- MapReduce for multi-core☆49Updated 11 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- ☆127Updated 9 months ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Coordinated and Efficient Huge Page Management with Ingens☆45Updated 8 years ago
- ☆47Updated 10 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago
- CXL Memory Resource Kit top-level repository☆19Updated last year
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆14Updated 3 years ago
- ☆62Updated 3 months ago
- OpenCSD: eBPF Computational Storage Device (CSD) for Zoned Namespace (ZNS) SSDs in QEMU☆60Updated last year
- User Space NVMe Driver☆25Updated 8 years ago