galibert / dietoolsLinks
Series of tools for die shot reverse-engineering
☆17Updated last year
Alternatives and similar repositories for dietools
Users that are interested in dietools are comparing it to the libraries listed below
Sorting:
- Attempt to verilog Implementation of Playstation 1 (PSX) chips.☆107Updated 4 years ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 4 months ago
- Reverse-engineering of SEGA chips☆56Updated last month
- Traces, schematics, and general infos about custom chips reverse-engineered from silicon☆207Updated last week
- FX68K 68000 cycle accurate SystemVerilog core☆157Updated 4 years ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆103Updated 6 years ago
- Gate array reverse engineering☆27Updated last week
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 11 months ago
- SNES FPGA Emulator☆92Updated 7 years ago
- Simulation only cartridge NeoGeo hardware definition☆90Updated 4 years ago
- Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…☆60Updated 4 months ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- Verilog module compatible with Yamaha OPL chips☆61Updated 11 months ago
- SNES SPC music player for Tang Nano 20k☆21Updated 2 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆63Updated 6 years ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- Silicon die analysis of the Yamaha YM2151 FM Synthesis chip☆52Updated 6 years ago
- FPGA board support and core ports for MiSTeX☆52Updated 11 months ago
- A pipelined 80286-class FPGA softcore CPU☆24Updated 5 months ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 6 months ago
- Next186 SoC PC☆16Updated 11 years ago
- YM2151 clone in verilog. FPGA proven.☆85Updated 11 months ago
- A port of the OPL3 to the Panologic G1 thin client☆20Updated 6 years ago
- PC-Engine / Turbografx-16 clone running on an Altera DE1 board.☆40Updated 12 years ago
- Tutorial on the IBM Micro Channel bus architecture☆40Updated 4 years ago
- NES/Famicom/Famiclones Mappers Research☆27Updated 10 months ago
- ☆28Updated last year
- ☆16Updated 11 months ago
- Votrax SC01A digital parts simulation☆17Updated 9 years ago