chanedwin / pydistinctView external linksLinks
Statistical estimators to predict a population's cardinality https://pydistinct.readthedocs.io/
☆22Mar 25, 2020Updated 5 years ago
Alternatives and similar repositories for pydistinct
Users that are interested in pydistinct are comparing it to the libraries listed below
Sorting:
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Automatically add pam_tid.so at each startup☆13Dec 14, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Giter8 template for a simple project that uses sbt-crossproject.☆11Jul 16, 2018Updated 7 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- Misc utility FPGA cores☆12Mar 21, 2023Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated last month
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Create Draw.io (diagrams.net) drawings, with Python☆14Jul 18, 2023Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 9 months ago
- ☆12May 20, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Initial Rust implementation of FAEST☆13Jul 6, 2023Updated 2 years ago
- Repository for the current status of the LESS submission☆14Feb 4, 2026Updated last week
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A toolset for extending closed-source Linux processes☆10Apr 12, 2016Updated 9 years ago
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- ☆14Aug 31, 2025Updated 5 months ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated last week
- Sbt plugin for projects with jni sources☆13Jul 7, 2021Updated 4 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- SILVER - Statistical Independence and Leakage Verification☆15Jun 6, 2025Updated 8 months ago
- lsusb command for macOS☆25Updated this week