Alternatives and similar repositories for UNSW:

Users that are interested in UNSW are comparing it to the libraries listed below

• COMP1511UNSW / dcc
  dcc - a C compiler which explains errors to novice programmers
  ☆160Updated 3 months ago
• hillaryychan / COMP-Notes
  A collection of UNSW COMP notes
  ☆27Updated 3 years ago
• gem5-gpu / gem5
  Fork of gem5 with a gem5-gpu specific branch. See gem5.org for more information.
  ☆12Updated 7 years ago
• wsong83 / cppVCD
  cpp parser for reading a VCD (value change dump) file
  ☆10Updated 11 years ago
• hillaryychan / COMP3231
  COMP3231 Operating Systems
  ☆14Updated 4 years ago
• openhwgroup / corev-llvm-project
  ☆13Updated 7 months ago
• tukl-msd / gem5.bare-metal
  This shows a simple ARM bare-metal software implementation for gem5
  ☆16Updated 3 years ago
• blitzingeagle / ASMBits-ARMv7
  Solutions to ASMBits ARMv7 problem set.
  ☆13Updated 7 years ago
• Haroon96 / ecs152a-fall-2023
  ☆13Updated last year
• lukefisklennon / tanksmith.io
  Multiplayer browser game created in 2018 (2+ million players so far)
  ☆25Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆22Updated 7 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• yueyang2000 / riscv-cpu
  RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
  ☆15Updated 2 years ago
• cyyself / CDIM-SoC
  SoC for CQU Dual Issue Machine
  ☆11Updated 2 years ago
• nblintao / Computer-Architecture
  A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
  ☆20Updated 9 years ago
• iBug / USTC-RV-Chisel
  Chisel implementation of USTC RISC-V
  ☆8Updated 4 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆39Updated 6 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• V-Wong / COMP3821
  COMP3821: Extended Algorithms and Programming Techniques (UNSW) Study Notes
  ☆16Updated last year
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• Ohyoukillkenny / riscv-simulator
  simulator for riscv instruction set
  ☆23Updated 2 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆19Updated 4 years ago
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆29Updated last year
• kmurray / libvcdparse
  A basic VCD parser
  ☆7Updated 8 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆49Updated 3 years ago
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆13Updated 3 months ago
• jzarnett / ece350
  ECE 350: Real-Time Operating Systems
  ☆20Updated 2 weeks ago