Alternatives and similar repositories for UNSW:

Users that are interested in UNSW are comparing it to the libraries listed below

• kmurray / libvcdparse
  A basic VCD parser
  ☆7Updated 8 years ago
• gem5-gpu / gem5
  Fork of gem5 with a gem5-gpu specific branch. See gem5.org for more information.
  ☆12Updated 7 years ago
• wenqi-wang20 / RISCV-LAB
  清华大学计算机系零字班计算机组成原理大实验作业。
  ☆21Updated 2 years ago
• sukrutrao / SAT-Solver-DPLL
  A simple SAT solver that implements the DPLL algorithm with unit resolution
  ☆45Updated 5 years ago
• hillaryychan / COMP3231
  COMP3231 Operating Systems
  ☆14Updated 4 years ago
• sukrutrao / SAT-Solver-CDCL
  A simple SAT solver based on the CDCL algorithm
  ☆19Updated 5 years ago
• wsong83 / cppVCD
  cpp parser for reading a VCD (value change dump) file
  ☆10Updated 11 years ago
• tukl-msd / gem5.bare-metal
  This shows a simple ARM bare-metal software implementation for gem5
  ☆16Updated 3 years ago
• weil0819 / COMP9315
  UNSW CSE COMP9315 Database Systems Implementation
  ☆14Updated 5 years ago
• qibinc / Connect-Four
  α-β Pruning / Monte Carlo Tree Search, 四子棋, 蒙特卡洛
  ☆24Updated 7 years ago
• cs161-staff / textbook
  Online textbook for CS 161: Computer Security at UC Berkeley.
  ☆75Updated 3 months ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• V-Wong / COMP9315
  COMP9315: Database Systems Implementation Study Notes
  ☆36Updated 2 years ago
• CoffeeBeforeArch / simple_cache_sim
  A simplified cache simulator for instructional purposes
  ☆12Updated 4 years ago
• MashPlant / db
  A database management system implemented in Rust from scratch.
  ☆22Updated 3 years ago
• CoffeeBeforeArch / parallel_cpp
  ☆91Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• LearningOS / rCore-Tutorial-Guide-2023S
  ☆12Updated last year
• anishagartia / Tomasulo-Algorithm
  Implementation of Tomasulo Algorithm for Pipelined Processor (Computer Architecture)
  ☆12Updated 8 years ago
• MashPlant / undergraduate_projects
  My undergraduate course projects in THU.
  ☆51Updated 7 months ago
• chiragsakhuja / lc3tools
  A complete overhaul of the LC-3 simulator used in EE 306 at The University of Texas at Austin.
  ☆150Updated 2 years ago
• GodTamIt / tomasulo-simulation
  A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …
  ☆14Updated 7 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆29Updated 7 months ago
• chhzh123 / CS-Notes
  Notes of computer science courses
  ☆28Updated 4 years ago
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• yueyang2000 / riscv-cpu
  RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
  ☆16Updated 2 years ago
• 0x2d / mycompiler
  北京大学2021-2022编译原理Lab, SysY编译器 PKU 2021-2022 Compiler Principles, a SysY compiler
  ☆9Updated 2 years ago
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆25Updated 4 years ago
• Kami-code / ICS-2020-Notes
  上海交通大学软件学院课程计算机系统基础（ICS）笔记
  ☆14Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆50Updated 3 years ago