This repository is for my solutions for Stanford CS 106X.
☆12Nov 17, 2018Updated 7 years ago
Alternatives and similar repositories for CS106X
Users that are interested in CS106X are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intel Atom D2550 Embedded Motherboard☆13Dec 26, 2018Updated 7 years ago
- Life time calculator. How many days will I live? How many days do I live? Death time calculator. When will i die?☆16Apr 21, 2026Updated 3 months ago
- RPIfield dataset for Person Re-identification☆13Aug 17, 2020Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Aug 7, 2024Updated 2 years ago
- Jonathan Hui☆12Mar 29, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Stanford CS149 -- Assignment 3☆18Oct 31, 2025Updated 9 months ago
- ☆14Sep 22, 2018Updated 7 years ago
- ☆14Apr 28, 2026Updated 3 months ago
- Repository for Computer Architecture Class at UC Berkeley☆10Nov 25, 2019Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开源☆13Sep 15, 2022Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆12Feb 12, 2023Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 11 months ago
- Caffe 源码注释☆15Aug 15, 2017Updated 9 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 8 years ago
- Etherscan Api 中文文档翻译☆18May 10, 2019Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- laboratory assignments of cs143-Compilers☆18Jun 8, 2021Updated 5 years ago
- CV32E40X Design-Verification environment☆18Jun 2, 2026Updated 2 months ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 11 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 7 years ago
- ☆13Aug 12, 2022Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 8 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linux dynamic loader implimentation for self containment☆12Jul 7, 2019Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jul 14, 2026Updated last month
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- ☆12Updated this week
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago