This repository is for my solutions for Stanford CS 106X.
☆12Nov 17, 2018Updated 7 years ago
Alternatives and similar repositories for CS106X
Users that are interested in CS106X are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Problem Sets for Discrete Mathematics @ software.nju.edu.cn☆12Jun 24, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- 《Computer Systems: A Programmer's Perspective》(3rd Edition)☆35Sep 29, 2021Updated 4 years ago
- Lectures on Discrete Mathematics @ software.nju.edu.cn☆27Jan 10, 2022Updated 4 years ago
- ☆20Jun 27, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Aioli: A unified optimization framework for language model data mixing☆32Jan 17, 2025Updated last year
- PyTorch implementation of Hinton's FF Algorithm with hard negatives sampling☆15Dec 19, 2022Updated 3 years ago
- ☆14Apr 28, 2026Updated 2 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开源☆13Sep 15, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Easy-to-use MIRAGE code for faithful answer attribution in RAG applications. Paper: https://aclanthology.org/2024.emnlp-main.347/☆25Mar 10, 2025Updated last year
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆12Feb 12, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 8 months ago
- Caffe 源码注释☆15Aug 15, 2017Updated 8 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆14Oct 16, 2019Updated 6 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- ☆35Feb 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- Explore what LLMs are really leanring over SFT☆28Mar 30, 2024Updated 2 years ago
- ☆33Feb 11, 2025Updated last year
- Etherscan Api 中文文档翻译☆19May 10, 2019Updated 7 years ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 3 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 9 months ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jun 15, 2026Updated 3 weeks ago