This repository is for my solutions for Stanford CS 106X.
☆12Nov 17, 2018Updated 7 years ago
Alternatives and similar repositories for CS106X
Users that are interested in CS106X are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Intel Atom D2550 Embedded Motherboard☆13Dec 26, 2018Updated 7 years ago
- Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy☆10Jan 4, 2017Updated 9 years ago
- ☆17Mar 23, 2025Updated last year
- Life time calculator. How many days will I live? How many days do I live? Death time calculator. When will i die?☆17Nov 1, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Aioli: A unified optimization framework for language model data mixing☆32Jan 17, 2025Updated last year
- An implementation of unsupervised example of the Forward-Forward algorithm proposed by (Hinton, 2022)☆10Jun 19, 2024Updated last year
- RPIfield dataset for Person Re-identification☆13Aug 17, 2020Updated 5 years ago
- Codebase for ICML submission "DOGE: Domain Reweighting with Generalization Estimation"☆21Feb 29, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Aug 7, 2024Updated last year
- ☆14Sep 22, 2018Updated 7 years ago
- Jonathan Hui☆12Mar 29, 2023Updated 3 years ago
- Data 100: Principles and Techniques of Data Science http://www.ds100.org/su20/☆14Sep 1, 2020Updated 5 years ago
- Repository for Computer Architecture Class at UC Berkeley☆10Nov 25, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 遵循GPL-2.0规则，将phoenix kernel部分开源☆13Sep 15, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Easy-to-use MIRAGE code for faithful answer attribution in RAG applications. Paper: https://aclanthology.org/2024.emnlp-main.347/☆26Mar 10, 2025Updated last year
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆11Feb 12, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 5 months ago
- Caffe 源码注释☆15Aug 15, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆14Oct 16, 2019Updated 6 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- 2022年春复旦大学大二下组成与体系结构实验☆15Feb 20, 2023Updated 3 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Explore what LLMs are really leanring over SFT☆28Mar 30, 2024Updated 2 years ago
- ☆33Feb 11, 2025Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last week
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- laboratory assignments of cs143-Compilers☆18Jun 8, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated 11 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago