Smankusors / shenzhen_solitaire_solverView external linksLinks
The Shenzhen Solitaire Solver online written in Javascript for browsers
☆24Feb 11, 2024Updated 2 years ago
Alternatives and similar repositories for shenzhen_solitaire_solver
Users that are interested in shenzhen_solitaire_solver are comparing it to the libraries listed below
Sorting:
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- ViPeR 32-bit Pipelined RISC-V CPU☆12Jun 30, 2025Updated 7 months ago
- GSI Timing Gateware and Tools☆14Feb 6, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- Bot for Shenzhen I/O Solitaire☆10Apr 3, 2022Updated 3 years ago
- ☆12May 29, 2020Updated 5 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- Writing a compiler in Go☆12Aug 24, 2021Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Jupyter notebook tutorials about fundamental machine learning algorithms☆10Aug 10, 2022Updated 3 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- SoC for muntjac☆12Jun 18, 2025Updated 7 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- ETH Computer Architecture - Fall 2020☆12Feb 26, 2021Updated 4 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 4 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- ☆10May 10, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- ☆13Jul 13, 2022Updated 3 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Reverse Engineering of the Cooler Master Masterkeys line of keyboards☆18Jan 20, 2024Updated 2 years ago
- write ejs in golang☆13Feb 21, 2022Updated 3 years ago
- A toy compiler for subset of c++ written in python☆16Jan 17, 2025Updated last year
- A good book, uploaded for myself and those who are interested.☆14May 6, 2022Updated 3 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 2 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- Microbenchmarking experiments on Zen 2 machines☆21Jun 25, 2022Updated 3 years ago