Pavinberg / Journal-of-Computers-templateView external linksLinks
计算机学报 LaTeX 模板
☆33Apr 12, 2022Updated 3 years ago
Alternatives and similar repositories for Journal-of-Computers-template
Users that are interested in Journal-of-Computers-template are comparing it to the libraries listed below
Sorting:
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Read-only mirror of https://git.hloth.dev/hloth/vfs-status-bot☆10Jul 14, 2025Updated 7 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆11Jun 7, 2023Updated 2 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- ☆11Oct 25, 2023Updated 2 years ago
- ☆16Jul 24, 2022Updated 3 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- DISCO: Comprehensive and Explainable Disinformation Detection, CIKM 2022☆10May 5, 2023Updated 2 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- PDF 文件的加密与去密☆16May 15, 2023Updated 2 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- [ICCV 2021] Multimodal Knowledge Expansion☆10Aug 28, 2021Updated 4 years ago
- 利用BERT预训练模型进行文本生成，可用于对话、摘要、问题生成等任务。 目前支持策略，词表的插入和删除、自定义Character Embedding、随机词替换等☆10Jun 1, 2022Updated 3 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- ☆11Nov 23, 2024Updated last year
- ☆12May 3, 2025Updated 9 months ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Model-Agnostic Adaptive Testing☆10Dec 16, 2020Updated 5 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- ☆13May 8, 2025Updated 9 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- A virtio layer for xv6☆12Apr 16, 2019Updated 6 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated 3 weeks ago
- Official Code for paper "FLIP: Fine-grained Alignment between ID-based Models and Pretrained Language Models for CTR Prediction" (RecSys …☆18Jul 23, 2024Updated last year
- [Archived - See https://github.com/rustsbi/rustsbi/] RustSBI prototyper☆12Feb 16, 2025Updated last year
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago