Nitesh8998 / Useful-Academic-LinksLinks
This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party
☆71Updated last year
Alternatives and similar repositories for Useful-Academic-Links
Users that are interested in Useful-Academic-Links are comparing it to the libraries listed below
Sorting:
- A collection of course repositories of IIITDM Kancheepuram students☆26Updated 4 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- For aspiring hardware engineers out there.☆69Updated 3 months ago
- A curated list of Computer Architecture and Systems resources☆526Updated 3 months ago
- Resources☆13Updated 3 years ago
- ☆59Updated 3 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆36Updated 3 years ago
- Topics in Machine Learning Accelerator Design☆76Updated 2 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆53Updated 3 years ago
- The repo for all content related to Bootcamp 2022.☆41Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- Curated list of awesome resources related with RISC-V☆88Updated 2 years ago
- Supercomputing @ GT has compiled a list of organizations that offer internships and experiences in HPC and applications of HPC.☆66Updated last year
- Awesome! Learning computer science by yourself.☆31Updated 3 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆20Updated 8 years ago
- A curated list of awesome hardware/chip design resources for deep learning☆50Updated 7 years ago
- ☆15Updated 10 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆602Updated 3 weeks ago
- It contains a curated list of awesome RISC-V Resources.☆224Updated 5 months ago
- All the projects and assignments done as part of VLSI course.☆19Updated 4 years ago
- Graph your gate-level verilog code as a directed graph!☆18Updated 4 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆352Updated last month
- The official repository for the gem5 resources sources.☆72Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆256Updated 3 weeks ago
- Contains all relevant scripts & tools developed to assist in conducting the first iteration of the Indian Inter-college Competitive Progr…☆11Updated 9 months ago
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- Materials, slides, and workspace for the gem5 bootcamp 2024☆33Updated 10 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆290Updated 7 years ago
- Implementation of all major data-structures and algorithms using the C and Python programming language.☆24Updated 5 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆33Updated 5 years ago