Nitesh8998 / Useful-Academic-Links
This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party
☆69Updated last year
Alternatives and similar repositories for Useful-Academic-Links:
Users that are interested in Useful-Academic-Links are comparing it to the libraries listed below
- Resources☆13Updated 3 years ago
- For aspiring hardware engineers out there.☆60Updated last week
- Graph your gate-level verilog code as a directed graph!☆16Updated 4 years ago
- ☆56Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆35Updated 6 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆19Updated 7 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆35Updated 3 years ago
- A curated list of Computer Architecture and Systems resources☆502Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆146Updated 2 years ago
- All the projects and assignments done as part of VLSI course.☆18Updated 4 years ago
- Collection of notes and resources I created for some of the classes I took at CMU.☆11Updated 3 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆53Updated 3 years ago
- ☆15Updated 2 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆16Updated 3 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- 📚 A Collection of Free & Open Resources for University Coursework in Computer Science.☆688Updated 7 months ago
- ☆15Updated 6 months ago
- Material from my workshops☆13Updated last year
- Supercomputing @ GT has compiled a list of organizations that offer internships and experiences in HPC and applications of HPC.☆63Updated last year
- Educational materials for RISC-V☆6Updated 4 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- RISC-V instruction set simulator built for education☆197Updated 2 years ago
- It contains a curated list of awesome RISC-V Resources.☆203Updated 2 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆573Updated 3 weeks ago
- Educational materials for RISC-V☆223Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆121Updated 7 months ago
- Verilog/SystemVerilog Guide☆61Updated last year
- List of required readings for three-semester course in Computer Architecture at UCU (Principles of Computer Organization, Computer System…☆91Updated 11 months ago
- Brief SystemC getting started tutorial☆88Updated 5 years ago