Alternatives and similar repositories for SsdSim:

Users that are interested in SsdSim are comparing it to the libraries listed below

• manishrma / nvme-qemu
  A detailed guide for setting up NVMeOF in qemu, debugging using gdb and tracing packets via wireshark
  ☆37Updated 7 years ago
• mikeroyal / SSD-Guide
  Solid State Drive Guide
  ☆76Updated 2 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆54Updated 2 years ago
• sifive / FreeRTOS-metal
  ☆17Updated last year
• zenglg / unvme
  User Space NVMe Driver
  ☆23Updated 8 years ago
• AlSaqr-platform / he-soc
  ☆31Updated this week
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆48Updated 2 months ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆58Updated last year
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆26Updated 4 months ago
• josecm / rocket-chip
  Rocket Chip Generator
  ☆10Updated 3 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆26Updated last week
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆37Updated 2 months ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆45Updated 2 years ago
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆25Updated 3 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• RSPwFPGAs / virtio-fpga-bridge
  Virtio front-end and back-end bridge, implemented with FPGA.
  ☆28Updated 4 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆102Updated 6 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆34Updated 6 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆51Updated 4 months ago
• pulp-platform / RVfplib
  Optimized RISC-V FP emulation for 32-bit processors
  ☆31Updated 3 years ago
• sysplay / bbb
  Experiments, Learning, Sharing done at SysPlay on BeagleBone Black
  ☆27Updated 4 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆63Updated 2 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆24Updated 4 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 3 months ago
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆32Updated last year
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆30Updated 9 months ago
• sbates130272 / p2pmem-test
  A user-space test platform for testing the p2pdma Linux kernel framework with NVMe CMBs and other PCIe BAR memory.
  ☆50Updated last year
• five-embeddev / riscv-csr-access
  RISC-V CSR Access Routines
  ☆10Updated 2 years ago
• Johannes4Linux / pciutils
  The PCI Utilities
  ☆20Updated 8 months ago