Alternatives and similar repositories for SsdSim

Users that are interested in SsdSim are comparing it to the libraries listed below

• manishrma / nvme-qemu
  A detailed guide for setting up NVMeOF in qemu, debugging using gdb and tracing packets via wireshark
  ☆38Updated 7 years ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆50Updated last week
• ARM-software / bsa-acs
  Arm SystemReady : BSA Architecture Compliance Suite
  ☆26Updated 2 weeks ago
• mikeroyal / SSD-Guide
  Solid State Drive Guide
  ☆79Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated this week
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• zenglg / unvme
  User Space NVMe Driver
  ☆25Updated 8 years ago
• AlSaqr-platform / he-soc
  ☆31Updated this week
• intel / pfr-wilson-city
  ☆24Updated 7 months ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆50Updated 4 months ago
• ARM-software / sbsa-acs
  ARM Enterprise: SBSA Architecture Compliance Suite
  ☆91Updated 2 weeks ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆35Updated last year
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆31Updated last year
• josecm / rocket-chip
  Rocket Chip Generator
  ☆10Updated 3 years ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 7 months ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆26Updated 2 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆63Updated 2 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆57Updated 3 years ago
• RSPwFPGAs / virtio-fpga-bridge
  Virtio front-end and back-end bridge, implemented with FPGA.
  ☆28Updated 4 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆28Updated 7 months ago
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆12Updated last month
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆34Updated last year
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago