Amey-Thakur / COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LABLinks
CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] <Semester IV>
☆17Updated last year
Alternatives and similar repositories for COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB
Users that are interested in COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB are comparing it to the libraries listed below
Sorting:
- ResearchGate☆11Updated last year
- Amey-Thakur / ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-AND-ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-LABCSC703: Artificial Intelligence and Soft Computing [AISC] & CSL703: Artificial Intelligence and Soft Computing Lab [AISC Lab] <Semester V…☆14Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated last week
- FPU Generator☆20Updated 4 years ago
- Network on Chip for MPSoC☆28Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- CSC601: Software Engineering [SE] & CSL601: Software Engineering Lab [SE Lab] <Semester VI>☆24Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- ☆16Updated 8 years ago
- Big Data Analytics [BDA] Mini Project☆11Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆16Updated last month
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22Updated 8 years ago
- My local copy of UVM-SystemC☆14Updated last year
- ☆20Updated this week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆22Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …☆15Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last month