Amey-Thakur / COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LABLinks
CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] <Semester IV>
☆17Updated last year
Alternatives and similar repositories for COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB
Users that are interested in COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB are comparing it to the libraries listed below
Sorting:
- ResearchGate☆11Updated last year
- Amey-Thakur / ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-AND-ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-LABCSC703: Artificial Intelligence and Soft Computing [AISC] & CSL703: Artificial Intelligence and Soft Computing Lab [AISC Lab] <Semester V…☆14Updated last year
- CSC302: Digital Logic Design and Analysis [DLDA] & CSL301: Digital System Lab [DS Lab] <Semester III>☆10Updated last year
- Big Data Analytics [BDA] Mini Project☆11Updated last year
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22Updated 8 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- CSC802: Distributed Computing [DC] & CSL802: Distributed Computing Lab [DC Lab] <Semester VIII>☆11Updated last year
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆20Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- CSC601: Software Engineering [SE] & CSL601: Software Engineering Lab [SE Lab] <Semester VI>☆24Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 7 months ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- ☆16Updated 8 years ago
- It is a responsive website of Digital Bookstore.☆14Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆39Updated 2 years ago
- ☆64Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- SoC design & prototyping☆16Updated 5 months ago
- A harvard architecture CPU based on RISC-V.☆14Updated 2 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Updated 7 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆29Updated 2 weeks ago