Amey-Thakur / COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LABLinks
CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] <Semester IV>
☆17Updated last year
Alternatives and similar repositories for COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB
Users that are interested in COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB are comparing it to the libraries listed below
Sorting:
- ResearchGate☆11Updated last year
- Amey-Thakur / ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-AND-ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-LABCSC703: Artificial Intelligence and Soft Computing [AISC] & CSL703: Artificial Intelligence and Soft Computing Lab [AISC Lab] <Semester V…☆14Updated last year
- CSC302: Digital Logic Design and Analysis [DLDA] & CSL301: Digital System Lab [DS Lab] <Semester III>☆10Updated last year
- Big Data Analytics [BDA] Mini Project☆10Updated last year
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- CSC601: Software Engineering [SE] & CSL601: Software Engineering Lab [SE Lab] <Semester VI>☆24Updated last year
- CSC802: Distributed Computing [DC] & CSL802: Distributed Computing Lab [DC Lab] <Semester VIII>☆11Updated last year
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22Updated 8 years ago
- CSC503: Computer Network [CN] & CSL502: Computer Network Lab [CN Lab] <Semester V>☆18Updated last year
- It is a responsive website of Digital Bookstore.☆14Updated last year
- CSC603: Data Warehousing and Mining [DWM] & CSL603: Data Warehousing and Mining Lab [DWM Lab] <Semester VI>☆14Updated last year
- A harvard architecture CPU based on RISC-V.☆14Updated 2 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- Amey-Thakur☆11Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆19Updated last year
- APB Logic☆20Updated 3 weeks ago
- Network on Chip for MPSoC☆28Updated 5 months ago
- SoC design & prototyping☆14Updated 4 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆17Updated 4 years ago
- FPU Generator☆20Updated 4 years ago
- Theia: ray graphic processing unit☆20Updated 11 years ago
- ☆14Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ☆16Updated 8 years ago
- ☆30Updated 5 years ago