Alternatives and similar repositories for COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB

Users that are interested in COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB are comparing it to the libraries listed below

• Amey-Thakur / RESEARCHGATE
  ResearchGate
  ☆11Updated last year
• Amey-Thakur / ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-AND-ARTIFICIAL-INTELLIGENCE-AND-SOFT-COMPUTING-LAB
  CSC703: Artificial Intelligence and Soft Computing [AISC] & CSL703: Artificial Intelligence and Soft Computing Lab [AISC Lab] <Semester V…
  ☆14Updated last year
• mohasnik / Network-On-Chip
  RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…
  ☆17Updated last year
• Amey-Thakur / DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB
  CSC302: Digital Logic Design and Analysis [DLDA] & CSL301: Digital System Lab [DS Lab] <Semester III>
  ☆10Updated last year
• aman-nidhi / CSF342-Computer-Architecture
  MIPS32 Assembly, Sorting Example in MIPS32 Assembly, CS-F342-Computer-Architecture-Lab
  ☆15Updated 8 years ago
• Amey-Thakur / OPTIMIZING-STOCK-TRADING-STRATEGY-WITH-K-MEANS-CLUSTERING
  Big Data Analytics [BDA] Mini Project
  ☆10Updated last year
• Amey-Thakur / SOFTWARE-ENGINEERING-AND-SOFTWARE-ENGINEERING-LAB
  CSC601: Software Engineering [SE] & CSL601: Software Engineering Lab [SE Lab] <Semester VI>
  ☆23Updated last year
• sld-columbia / esp-caches
  SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol
  ☆17Updated 7 months ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• Amey-Thakur / DISTRIBUTED-COMPUTING-AND-DISTRIBUTED-COMPUTING-LAB
  CSC802: Distributed Computing [DC] & CSL802: Distributed Computing Lab [DC Lab] <Semester VIII>
  ☆11Updated last year
• txstate-pcarch-blue / CPU
  CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
  ☆21Updated 7 years ago
• seifhelal / Cache-Simulator
  A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…
  ☆22Updated 8 years ago
• Amey-Thakur / DATA-WAREHOUSING-AND-MINING-AND-DATA-WAREHOUSING-AND-MINING-LAB
  CSC603: Data Warehousing and Mining [DWM] & CSL603: Data Warehousing and Mining Lab [DWM Lab] <Semester VI>
  ☆14Updated last year
• digital-design-hq / Digital-Resources
  ☆61Updated 3 years ago
• PacoReinaCampo / MPSoC-NoC
  Network on Chip for MPSoC
  ☆28Updated 4 months ago
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆36Updated 2 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆20Updated 5 years ago
• varunnagpaal / Digital-Hardware-Modelling
  Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
  ☆67Updated 7 months ago
• StanfordVLSI / FP-Gen
  FPU Generator
  ☆20Updated 4 years ago
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆18Updated last year
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆14Updated last month
• arm-university / SoC-design-and-prototyping-Research-Enablement-Kit
  SoC design & prototyping
  ☆14Updated 3 months ago
• Amey-Thakur / OPERATING-SYSTEM-AND-OPERATING-SYSTEM-LAB
  CSC405: Operating System [OS] & CSL404: Operating System Lab [OS Lab] <Semester IV>
  ☆18Updated last year
• Amey-Thakur / COMPUTER-NETWORK-AND-COMPUTER-NETWORK-LAB
  CSC503: Computer Network [CN] & CSL502: Computer Network Lab [CN Lab] <Semester V>
  ☆18Updated last year
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆12Updated 4 years ago
• Muriukidavid / systemc-examples
  A repository for SystemC Learning examples
  ☆71Updated 2 years ago
• Amey-Thakur / 8086-ASSEMBLY-LANGUAGE-PROGRAMS
  Assembly Language Programming on 8086
  ☆102Updated last year
• merledu / azadi-soc
  Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
  ☆32Updated 2 years ago
• devindang / dv-cpu-rv
  A harvard architecture CPU based on RISC-V.
  ☆14Updated 2 years ago
• JeffDeCola / my-verilog-examples
  A place to keep my synthesizable verilog examples.
  ☆44Updated 5 months ago