ADimoska / SOMASExtended
☆9Updated last month
Alternatives and similar repositories for SOMASExtended:
Users that are interested in SOMASExtended are comparing it to the libraries listed below
- The Missing Gaps☆8Updated last year
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆19Updated last week
- ☆1Updated 2 months ago
- ☆28Updated 2 months ago
- ☆12Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆611Updated 2 months ago
- 100 Days of RTL☆347Updated 5 months ago
- Instructions & Assignments for COD Lab - UE22EC352A☆4Updated 2 months ago
- This repository contains the replication of the iGSM dataset generation process from the Physics of LLM paper by Zeyuan Zhu.☆15Updated 4 months ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆152Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆586Updated last week
- This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…☆16Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,001Updated 4 months ago
- Universal utility for programming FPGA☆1,254Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,405Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆375Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆292Updated 4 months ago
- Various HDL (Verilog) IP Cores☆726Updated 3 years ago
- ☆65Updated 2 months ago
- OpenSTA engine☆427Updated this week
- cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python☆1,871Updated this week
- RISC-V RV32I CPU core☆14Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆404Updated this week
- An abstraction library for interfacing EDA tools☆655Updated last week
- My solution to the problem set on HDLBits.☆21Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆345Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,240Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,188Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆446Updated this week
- The OpenPiton Platform☆663Updated 3 months ago