ROCm / amd_matrix_instruction_calculator
A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators
☆87Updated 2 weeks ago
Alternatives and similar repositories for amd_matrix_instruction_calculator:
Users that are interested in amd_matrix_instruction_calculator are comparing it to the libraries listed below
- amdgpu example code in hip/asm☆31Updated last week
- rocWMMA☆109Updated this week
- ☆141Updated last week
- Advanced Profiling and Analytics for AMD Hardware☆148Updated this week
- ☆60Updated 4 months ago
- An extension library of WMMA API (Tensor Core API)☆96Updated 9 months ago
- Stretching GPU performance for GEMMs and tensor contractions.☆235Updated last week
- ROCm BLAS marshalling library☆138Updated this week
- ROCm Parallel Primitives☆171Updated this week
- ☆95Updated last year
- Dissecting NVIDIA GPU Architecture☆91Updated 2 years ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆134Updated last week
- rocSHMEM intra-kernel networking runtime for AMD dGPUs on the ROCm platform.☆76Updated last week
- collection of benchmarks to measure basic GPU capabilities☆359Updated 2 months ago
- ☆22Updated 2 months ago
- Machine Intelligence Shader Autogen. AMDGPU ML shader code generator. (previously iGEMMgen)☆34Updated this week
- ROC profiler library. Profiling with perf-counters and derived metrics.☆141Updated last week
- Assembler for NVIDIA Volta and Turing GPUs☆217Updated 3 years ago
- SYCL Benchmark Suite☆64Updated 2 months ago
- Next generation SPARSE implementation for ROCm platform☆120Updated this week
- ROCm Tracer Callback/Activity Library for Performance tracing AMD GPUs☆83Updated 2 weeks ago
- ROCm Thrust - run Thrust dependent software on AMD GPUs☆107Updated this week
- Test suite for probing the numerical behavior of NVIDIA tensor cores☆37Updated 9 months ago
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆18Updated last week
- NVIDIA HPCG is based on the HPCG benchmark and optimized for performance on NVIDIA accelerated HPC systems.☆51Updated last week
- Next generation LAPACK implementation for ROCm platform☆100Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆121Updated 3 months ago
- 14 basic topics for VEGA64 performance optmization☆54Updated 4 years ago
- Next generation FFT implementation for ROCm☆191Updated this week
- RAND library for HIP programming language☆117Updated last week