Alternatives and similar repositories for bare-metal-aarch64

Users that are interested in bare-metal-aarch64 are comparing it to the libraries listed below

• RinHizakura / mini-gdbstub
  An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator
  ☆78Updated 2 weeks ago
• Lenz-K / arm64-kvm-hello-world
  A bare metal AArch64 hello-world program, that is run in a KVM AArch64 VM.
  ☆28Updated last year
• krinkinmu / aarch64
  Sources for the AARCH64 experiments for posts on https://krinkinmu.github.io/
  ☆31Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated 3 weeks ago
• google / aarch64-esr-decoder
  A utility for decoding aarch64 ESR register values.
  ☆95Updated last week
• google / arm-gic
  A Rust driver for the Arm Generic Interrupt Controller version 3 or 4 (GICv3 and GICv4).
  ☆37Updated this week
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆116Updated last year
• ashwio / arm64-hypervisor-tutorial
  ☆109Updated 6 years ago
• cla7aye15I4nd / awesome-mcu
  Some learning materials, notes and scripts about the programming and security of microcontroller.
  ☆14Updated 3 years ago
• shubham0d / ProtoVirt
  An ongoing attempt to create own hypervisior from scratch in linux.
  ☆52Updated 3 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆62Updated last year
• bIgBV / xv6-virtio
  A virtio layer for xv6
  ☆11Updated 6 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated 2 weeks ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆18Updated last week
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆21Updated last week
• aengelke / instrew
  A high performance LLVM-based dynamic binary instrumentation framework
  ☆272Updated last year
• staticafi / llvm2c
  Decompiler of LLVM bitcode to C
  ☆86Updated last year
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆131Updated 11 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆121Updated 2 months ago
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆30Updated 4 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• bwickman97 / ffmalloc
  ☆52Updated 3 years ago
• isec-tugraz / msrevelio
  ☆39Updated 2 years ago
• lelegard / arm-cpusysregs
  Access Arm64 CPU system registers
  ☆101Updated 3 months ago
• scy-phy / FetchBench
  ☆17Updated last year
• Compass-All / SHELTER
  ☆34Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆106Updated 9 months ago
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆51Updated 10 months ago
• vusec / floatzone
  ☆70Updated last year
• alexjung / Writing-an-LLVM-Pass-using-the-new-PassManager
  This is a tutorial on how to write an LLVM Pass using the (kind-of) new PassManager. It is compiled from different sources referenced in …
  ☆56Updated 6 years ago