linmingchih / smart_designLinks
☆23Updated 3 weeks ago
Alternatives and similar repositories for smart_design
Users that are interested in smart_design are comparing it to the libraries listed below
Sorting:
- pyedb is a Python library to use the EDB client library.☆26Updated this week
- StatOpt Tool in Python☆16Updated 2 years ago
- A public domain IBIS-AMI model creation infrastructure for all to share.☆16Updated 11 months ago
- PACT: A Parallel Compact Thermal Simulator☆65Updated 4 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆27Updated 2 years ago
- Python implementation of COM, as per IEEE 802.3-22 Annex 93A.☆16Updated 5 months ago
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆15Updated 4 years ago
- GDS to ASCII Converter☆20Updated 6 months ago
- Python library for SerDes modelling☆79Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆53Updated 2 weeks ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆128Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Updated 6 months ago
- pcells for various magnetic passive devices (GPL v3)☆12Updated 12 years ago
- A place to keep my synthesizable verilog examples.☆50Updated 8 months ago
- High Frequency Trading using Vivado HLS☆162Updated 8 years ago
- ☆24Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆71Updated 2 years ago
- ☆158Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆165Updated last year
- Parsing and generating popular formats of circuit netlist☆39Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆46Updated last month
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- A fake "technology" to play with☆19Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆18Updated 4 years ago
- ☆95Updated 6 years ago