Alternatives and similar repositories for smart_design

Users that are interested in smart_design are comparing it to the libraries listed below

• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆13Updated 6 months ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆14Updated 4 years ago
• kevjzheng / JLSD
  ☆22Updated last year
• savob / statopt-python
  StatOpt Tool in Python
  ☆14Updated last year
• capn-freako / PyChOpMarg
  Python implementation of COM, as per IEEE 802.3-22 Annex 93A.
  ☆15Updated 2 weeks ago
• ChrisZonghaoLi / pystateye
  pystateye - A Python Implementation of Statistical Eye Analysis and Visualization
  ☆14Updated last year
• mbalestrini / tinytapeout_gds_viewer
  ☆17Updated 5 months ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated this week
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆15Updated 5 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆73Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆111Updated last week
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆17Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆122Updated 2 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• taoyilee / pcell
  pcells for various magnetic passive devices (GPL v3)
  ☆12Updated 11 years ago
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆29Updated 5 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• klayoutmatthias / si4all
  A fake "technology" to play with
  ☆19Updated 3 years ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆152Updated last week
• mabrains / caravel_analog_rf
  Analog and RF blocks on Skywaters 130nm
  ☆11Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆78Updated last week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated last year
• controlpaths / verilog_parser
  A python based verilog parser
  ☆20Updated 5 years ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆28Updated 2 months ago
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆49Updated 9 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆46Updated this week
• MatBucher / ekv3model
  ☆19Updated last year