LaurieWired / BenchmarkCustomPTXLinks
Custom PTX Instruction Benchmark
☆131Updated 8 months ago
Alternatives and similar repositories for BenchmarkCustomPTX
Users that are interested in BenchmarkCustomPTX are comparing it to the libraries listed below
Sorting:
- High-Performance SGEMM on CUDA devices☆107Updated 9 months ago
- Attention in SRAM on Tenstorrent Grayskull☆38Updated last year
- Learning about CUDA by writing PTX code.☆145Updated last year
- Super fast FP32 matrix multiplication on RDNA3☆76Updated 6 months ago
- Official Problem Sets / Reference Kernels for the GPU MODE Leaderboard!☆99Updated last week
- Quantized LLM training in pure CUDA/C++.☆206Updated last week
- General Matrix Multiplication using NVIDIA Tensor Cores☆22Updated 9 months ago
- Tenstorrent MLIR compiler☆199Updated this week
- Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…☆126Updated last week
- ☆42Updated last month
- An experimental CPU backend for Triton (https//github.com/openai/triton)☆45Updated 2 months ago
- Nvidia Instruction Set Specification Generator☆297Updated last year
- PTX-Tutorial Written Purely By AIs (Deep Research of Openai and Claude 3.7)☆66Updated 7 months ago
- ☆46Updated 5 months ago
- LLM training in simple, raw C/CUDA☆107Updated last year
- TritonParse: A Compiler Tracer, Visualizer, and Reproducer for Triton Kernels☆164Updated this week
- Step by step implementation of a fast softmax kernel in CUDA☆52Updated 9 months ago
- AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming☆93Updated this week
- ☆93Updated 11 months ago
- GPUOcelot: A dynamic compilation framework for PTX☆210Updated 8 months ago
- Write a fast kernel and run it on Discord. See how you compare against the best!☆58Updated 2 weeks ago
- QuTLASS: CUTLASS-Powered Quantized BLAS for Deep Learning☆119Updated 3 weeks ago
- Efficient implementation of DeepSeek Ops (Blockwise FP8 GEMM, MoE, and MLA) for AMD Instinct MI300X☆71Updated 2 months ago
- How to ensure correctness and ship LLM generated kernels in PyTorch☆107Updated this week
- Tilus is a tile-level kernel programming language with explicit control over shared memory and registers.☆381Updated last week
- An experimental CPU backend for Triton☆154Updated last week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆149Updated 3 months ago
- An interactive web-based tool for exploring intermediate representations of PyTorch and Triton models☆51Updated last month
- My submission for the GPUMODE/AMD fp8 mm challenge☆29Updated 4 months ago
- Hand-Rolled GPU communications library☆41Updated this week