A C++ implementation of a 3 layer Gated Recurrent Unit (GRU) using no libraries other than Eigen for Matrices.
☆23Jan 28, 2020Updated 6 years ago
Alternatives and similar repositories for GRU
Users that are interested in GRU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic wavenet and fftnet vocoder model.☆19Feb 7, 2022Updated 4 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- ☆15Mar 15, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆26Aug 25, 2021Updated 4 years ago
- ☆16May 3, 2024Updated 2 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Mar 22, 2021Updated 5 years ago
- ☆16Mar 2, 2021Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- Torch MinGRU implementation based on "Were RNNs All We Needed?"☆23Dec 5, 2024Updated last year
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- [CVPR'20] ZeroQ Mixed-Precision implementation (unofficial): A Novel Zero Shot Quantization Framework☆14Dec 16, 2020Updated 5 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- This project is the official implementation of our accepted IEEE TPAMI paper Diverse Sample Generation: Pushing the Limit of Data-free Qu…☆15Feb 26, 2023Updated 3 years ago
- ☆23Jan 19, 2023Updated 3 years ago
- IC-contest 2012~2024☆24Apr 30, 2024Updated 2 years ago
- ☆22Oct 27, 2024Updated last year
- Improving beat tracking algorithms with recurrent neural networks.☆11Jan 7, 2019Updated 7 years ago
- 🔨whack a mole with your nose. built with p5.js & ml5.js.☆13Oct 13, 2020Updated 5 years ago
- NASH 2021 Hackathon! Gradient Approximation for torchsynth☆11Dec 20, 2021Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A demo using Soundfonts to play music within JUCE.☆12Nov 1, 2023Updated 2 years ago
- Guitar synthesis using digital waveguides☆10Jun 11, 2014Updated 12 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 7 years ago
- ☆19Oct 24, 2021Updated 4 years ago
- Implements EvoNorms B0 and S0 as proposed in Evolving Normalization-Activation Layers.☆11Apr 22, 2020Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- Representation Learning for the Automatic Indexing of Sound Effects Libraries (ISMIR 2022): Deep audio embeddings pre-trained on UCS & No…☆49Jun 21, 2023Updated 3 years ago