A C++ implementation of a 3 layer Gated Recurrent Unit (GRU) using no libraries other than Eigen for Matrices.
☆23Jan 28, 2020Updated 6 years ago
Alternatives and similar repositories for GRU
Users that are interested in GRU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of markov chains in Cpp☆16Oct 23, 2019Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆59Jul 31, 2024Updated last year
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated last year
- ☆15Mar 15, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆14Oct 18, 2023Updated 2 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Mar 2, 2021Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- Torch MinGRU implementation based on "Were RNNs All We Needed?"☆23Dec 5, 2024Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆21Dec 13, 2024Updated last year
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- libsgfc++. A C++ library that uses SGFC to read and write SGF (Smart Game Format) data.☆13Mar 22, 2026Updated 2 months ago
- ☆14Feb 23, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IC-contest 2012~2024☆24Apr 30, 2024Updated 2 years ago
- Improving beat tracking algorithms with recurrent neural networks.☆11Jan 7, 2019Updated 7 years ago
- 🔨whack a mole with your nose. built with p5.js & ml5.js.☆13Oct 13, 2020Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 5 years ago
- NASH 2021 Hackathon! Gradient Approximation for torchsynth☆11Dec 20, 2021Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- A demo using Soundfonts to play music within JUCE.☆12Nov 1, 2023Updated 2 years ago
- Guitar synthesis using digital waveguides☆10Jun 11, 2014Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Implements EvoNorms B0 and S0 as proposed in Evolving Normalization-Activation Layers.☆11Apr 22, 2020Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆28May 20, 2019Updated 7 years ago
- Representation Learning for the Automatic Indexing of Sound Effects Libraries (ISMIR 2022): Deep audio embeddings pre-trained on UCS & No…☆49Jun 21, 2023Updated 2 years ago
- ☆11Dec 22, 2020Updated 5 years ago
- LTFT-Phase-Vocoder is an audio effect that slows down an audio signal without dilating its frequency content or pitch.☆16Dec 19, 2020Updated 5 years ago