kingoflolz / mic_hostLinks
☆18Updated 2 years ago
Alternatives and similar repositories for mic_host
Users that are interested in mic_host are comparing it to the libraries listed below
Sorting:
- ☆19Updated 2 years ago
- ☆20Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- ☆55Updated 3 years ago
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆38Updated 8 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Updated 3 months ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Updated 6 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆12Updated 5 months ago
- Betrusted embedded controller (UP5K)☆48Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated this week
- ☆34Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆25Updated 5 years ago
- Soft USB for LiteX☆50Updated 3 months ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Polyphonic additive wheeltone synthesizer core☆18Updated 6 years ago
- 2 hour crash course in FPGAs☆67Updated 4 years ago
- Firmware and Gateware for the DiVA platform.☆14Updated 4 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Bitstream src for doppler☆17Updated 6 years ago
- Awesome projects using the Amaranth HDL☆19Updated 11 months ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Template PCB's for SYZYGY board designs☆28Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆75Updated last week
- Apio examples☆37Updated this week
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆66Updated 4 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- ☆25Updated last year
- A Verilog parser for Haskell.☆36Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago