Code base for CUDA Masterclass course
☆40Dec 12, 2020Updated 5 years ago
Alternatives and similar repositories for CUDAMasterclass
Users that are interested in CUDAMasterclass are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- ☆15May 24, 2025Updated last year
- ☆11Sep 9, 2022Updated 4 years ago
- Documentação em português do kit Easy FPGA 2.1 com Altera (Intel) Cyclone IV☆11Mar 3, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Distributes tasks to a network of GPUs efficiently and uploads the result.☆15Aug 13, 2024Updated 2 years ago
- clone of szip source☆13Aug 19, 2011Updated 15 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- ☆18Jul 15, 2024Updated 2 years ago
- Autonomous Task Orchestration Manager (ATOM) Framework sample code set☆17Apr 17, 2023Updated 3 years ago
- Educational course teaching fixed-point arithmetic from first principles. Strict C99, no dependencies, MIT licensed.☆21Jan 22, 2026Updated 8 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Python wrapper for ITensor☆14Feb 10, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- Pocket sized Altair 8800 clone, with blinking lights.☆11Nov 26, 2021Updated 4 years ago
- ☆16Jul 6, 2023Updated 3 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Fastest CPU (AVX2) Bilinear and Nearest-Neighbor Interpolation: 25-100% faster than OpenCV. For computer vision / image processing.☆23Mar 23, 2021Updated 5 years ago
- ☆15May 20, 2026Updated 4 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 2 months ago
- ☆10Mar 14, 2020Updated 6 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆24Jan 19, 2023Updated 3 years ago
- A minimal cmake based project skeleton for developping a CUDA application☆17Jan 20, 2024Updated 2 years ago
- Fast MRI reconstruction on CUDA GPUs☆12Dec 30, 2023Updated 2 years ago
- Magnetorquer related hardware design☆11Jan 26, 2026Updated 8 months ago
- Ground Station & Chase Car Utilities for High-Altitude Balloon Tracking☆13Oct 3, 2026Updated last week
- Rust ports of Arduino libraries for the Arduino Uno Q (STM32U585) using Zephyr RTOS.☆14Mar 18, 2026Updated 6 months ago
- Assignment codes for CS736 Algorithms for Medical Image Processing.☆10Aug 10, 2016Updated 10 years ago
- Run FreeRTOS on Arduino Portenta-H7☆11Feb 5, 2026Updated 8 months ago
- A rust library for 2D Finite Element Method computations☆16Apr 21, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Brief tutorial illustrating gprof and AMD uProf☆10Aug 8, 2024Updated 2 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆20Dec 2, 2020Updated 5 years ago
- Contents of repositories in Udacity-Self-Driving-Car-Engineer-Nanodegree☆19Feb 23, 2020Updated 6 years ago
- ☆17Jun 16, 2026Updated 3 months ago
- An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.☆10Nov 30, 2017Updated 8 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- Low-cost, portable, super resolution ultrasound imaging system. It’s an 8-channel transceiver with 16 analog multiplexes to time-multiple…☆12Oct 6, 2021Updated 5 years ago