A logseq plugin to sync wallabag content to logseq
☆15Jan 5, 2025Updated last year
Alternatives and similar repositories for logseq-wallabag
Users that are interested in logseq-wallabag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🏕️ A Gemini-to-Gopher proxy that bridges the smolweb to even more smolweb☆11Oct 30, 2026Updated last week
- A radio modem based on SiLabs Si4463 - "M17 analyser"☆17Nov 13, 2019Updated 6 years ago
- Python Serial CI-V for ICOM IC-7410☆11Mar 16, 2015Updated 11 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Source code for the One-Button Internet Telegraph☆14Aug 24, 2020Updated 6 years ago
- ☆20Oct 17, 2026Updated 3 weeks ago
- Qt app (Linux, Windows, Mac) for providing CAT support for Cloudlog http://www.cloudlog.co.uk/☆11Sep 4, 2024Updated 2 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Manage a local copy of articles saved in Pocket☆25Oct 13, 2024Updated 2 years ago
- ☆16May 7, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 7 years ago
- ☆10Apr 19, 2023Updated 3 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- TaskPaper Month Generator: Generate a month of numbered days that can be copied into Taskpaper.☆19Feb 26, 2022Updated 4 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- A curated list of OpenClaw tools, skills, and resources☆12Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- polyglot task runner☆21Jan 13, 2026Updated 9 months ago
- ☆12Sep 4, 2025Updated last year
- An open-source resistive random access memory (RRAM) compiler based on OpenRAM.☆11Nov 21, 2020Updated 5 years ago
- Timeless Computing☆14Oct 16, 2026Updated 3 weeks ago
- R for Raspberry Pi with GPIO support☆21Sep 4, 2026Updated 2 months ago
- Simple 3D Game☆10Mar 30, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A simple static site generator for creating a blog on the Gemini protocol☆18May 4, 2024Updated 2 years ago
- ☆15Feb 6, 2025Updated last year
- iambic-keyer-rp2040☆18Jan 6, 2024Updated 2 years ago
- Playing with Zephyr Web USB example on STM32 Bluepill☆10Feb 10, 2020Updated 6 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- ☆13Jul 31, 2026Updated 3 months ago