gwbres / zynq7-sdr
Software defined radio receiver on the Zynq7 SoC
☆9Updated 8 years ago
Alternatives and similar repositories for zynq7-sdr:
Users that are interested in zynq7-sdr are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated 2 weeks ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- The official Xilinx u-boot repository☆16Updated 3 months ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last week
- MATLAB-based FIR filter design☆54Updated 6 months ago
- Using Software Designed Radio to transmit & receive FM signal☆44Updated 7 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- this project make nh7020 firmware☆32Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆85Updated 4 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- pynq framework for antsdr☆34Updated 10 months ago
- RTL implementation of components for DVB-S2☆115Updated last year
- ☆24Updated 4 years ago
- ☆27Updated 7 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last week
- Main transceiver application☆29Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆60Updated last week
- AD9361 based USB3 SDR☆102Updated 7 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆39Updated this week
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆68Updated 2 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆11Updated last year
- YunSDR Open Source Project☆13Updated 8 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆32Updated 4 years ago
- MATLAB-based FIR filter and profile designer☆10Updated 8 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Performance-enhanced GNURadio blocks (2nd/4th Order Costas Loops, AGC, Filters)☆36Updated 3 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆22Updated 4 years ago
- OpenHT FPGA design☆31Updated 9 months ago