gwbres / zynq7-sdr
Software defined radio receiver on the Zynq7 SoC
☆9Updated 8 years ago
Alternatives and similar repositories for zynq7-sdr
Users that are interested in zynq7-sdr are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- The official Xilinx u-boot repository☆17Updated 5 months ago
- pynq framework for antsdr☆34Updated 11 months ago
- ☆24Updated 5 years ago
- this project make nh7020 firmware☆32Updated 3 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆23Updated 5 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆13Updated 2 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆32Updated 7 months ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Example applications for UHD/RFNoC☆16Updated 3 years ago
- AD9361 based USB3 SDR☆111Updated 7 years ago
- YunSDR Open Source Project☆13Updated 8 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- ADI Scripts for Linux images☆26Updated last month
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆43Updated 6 months ago
- MATLAB-based FIR filter design☆55Updated 8 months ago
- FPGA based WiFi Intrusion detection system☆19Updated 3 weeks ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- ☆28Updated 6 years ago
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.