gwbres / zynq7-sdr
Software defined radio receiver on the Zynq7 SoC
☆9Updated 8 years ago
Alternatives and similar repositories for zynq7-sdr:
Users that are interested in zynq7-sdr are comparing it to the libraries listed below
- The official Xilinx u-boot repository☆15Updated last month
- pynq framework for antsdr☆34Updated 7 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆50Updated last month
- MATLAB toolbox for ADI transceiver products☆59Updated 3 weeks ago
- MATLAB-based FIR filter design☆52Updated 4 months ago
- ☆24Updated 4 years ago
- Miniature 8GHz FMCW Radar☆11Updated 8 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆23Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆19Updated last year
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆37Updated 2 years ago
- ☆26Updated 7 years ago
- ADI Scripts for Linux images☆25Updated 2 months ago
- this project make nh7020 firmware☆32Updated 3 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- File Transfer with ADALM Pluto SDR☆27Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆32Updated 4 years ago
- Using Software Designed Radio to transmit & receive FM signal☆43Updated 6 years ago
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆21Updated 4 years ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆21Updated 5 years ago
- ☆26Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆11Updated last year
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆15Updated 11 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- RFNoC out-of-tree module for a channelizer☆15Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆23Updated 3 months ago
- YunSDR Open Source Project☆13Updated 7 years ago