☆472Nov 20, 2024Updated last year
Alternatives and similar repositories for portsmash
Users that are interested in portsmash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code to evaluate XLATE attacks as well existing cache attacks.☆32Aug 17, 2018Updated 8 years ago
- Intel Management Engine JTAG Proof of Concept☆550Jun 12, 2020Updated 6 years ago
- VirtualBox E1000 Guest-to-Host Escape☆1,426Nov 15, 2018Updated 7 years ago
- The code to the SGX-ROP paper☆183Apr 4, 2020Updated 6 years ago
- Hardware backdoors in x86 CPUs☆2,623Oct 12, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dump privileged ARM system registers from usermode using variant 3a of Meltdown☆247Jan 12, 2018Updated 8 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆76Nov 12, 2019Updated 6 years ago
- A Tool for the Static Analysis of Cache Side Channels☆43Mar 5, 2017Updated 9 years ago
- This repository contains several tools to perform Cache Template Attacks☆167Nov 11, 2025Updated 11 months ago
- ☆74Dec 27, 2017Updated 8 years ago
- KLEESpectre is a symbolic execution engine with speculation semantic and cache modelling☆37Feb 28, 2020Updated 6 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- A practical attack framework for precise enclave execution control☆480Sep 8, 2026Updated last month
- Reverse Engineering Page Table Caches in Your Processor☆377May 5, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆42Oct 13, 2026Updated 2 weeks ago
- Hardcore corruption of my execve() vulnerability in WSL☆221Feb 2, 2018Updated 8 years ago
- This repository contains examples of Flush+Flush cache attacks☆171Oct 12, 2021Updated 5 years ago
- This repository contains several applications, demonstrating the Meltdown bug.☆4,169May 30, 2022Updated 4 years ago
- RIDL test suite and exploits☆364Jun 9, 2020Updated 6 years ago
- Proof-of-concept for the ZombieLoad attack☆830Dec 24, 2021Updated 4 years ago
- Microcode Updates for the USENIX 2017 paper: Reverse Engineering x86 Processor Microcode☆356Oct 21, 2018Updated 8 years ago
- JEFF file format tools☆27Dec 24, 2015Updated 10 years ago
- Windows SMEP Bypass U=S☆38Apr 8, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The x86 processor fuzzer☆5,084Feb 20, 2024Updated 2 years ago
- Some kernel exploits☆145Nov 7, 2017Updated 8 years ago
- A tiny PoC to inject and execute code into explorer.exe with WM_SETTEXT+WM_COPYDATA+SetThreadContext☆53Apr 29, 2018Updated 8 years ago
- A little WinDbg extension to help dump the state of Win32k Type Isolation structures.☆38Feb 2, 2018Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- Intel Management Engine firmware loader plugin for IDA☆93Jul 27, 2017Updated 9 years ago
- Working Set Page Cache side-channel IPC PoC☆66Jan 9, 2019Updated 7 years ago
- ☆56Aug 4, 2022Updated 4 years ago
- A hypervisor for fuzzing built with WHVP and Bochs☆385Feb 5, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Differential fuzzing for elliptic curves☆25Sep 6, 2023Updated 3 years ago
- ☆37May 5, 2021Updated 5 years ago
- 基于WinDivert实现的一个包过滤与截断程序☆13Jul 22, 2018Updated 8 years ago
- Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic☆92Oct 19, 2021Updated 5 years ago
- New Cache implementation using Gem5☆12Apr 2, 2014Updated 12 years ago
- Hypervisor-Level Debugger based on Radare2 / LibVMI, using VMI IO and debug plugins☆136Jan 6, 2019Updated 7 years ago
- syzkaller is an unsupervised coverage-guided kernel fuzzer☆6,383Updated this week