☆24Dec 2, 2020Updated 5 years ago
Alternatives and similar repositories for LiteCV
Users that are interested in LiteCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆27Oct 6, 2021Updated 4 years ago
- Ooura's General Purpose FFT (Fast Fourier/Cosine/Sine Transform) Package☆13Aug 21, 2023Updated 2 years ago
- Free noise reduction of speech signals☆12Jul 26, 2016Updated 9 years ago
- A Pytorch Implementation of the following paper "Visual Transformers: Token-based Image Representation and Processing for Computer Vision…☆11Dec 1, 2020Updated 5 years ago
- Comfort Noise Generator Module Port From WebRTC☆22Mar 4, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Speech enhancement by time-varying pitch-dependent filtering of harmonics☆27Jul 3, 2014Updated 11 years ago
- Human ear perception scales and feature（mel、bark、ERB、gammatone）☆27May 19, 2024Updated last year
- Developer repository for the AudioMark(tm) benchmark.☆30Mar 5, 2026Updated 3 weeks ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- ☆11Dec 11, 2017Updated 8 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆14May 15, 2023Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago