☆23Dec 2, 2020Updated 5 years ago
Alternatives and similar repositories for LiteCV
Users that are interested in LiteCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast & lightweight interface for running Nano Banana LLM and compact local models on your PC. Optimized for high-speed AI interactions.☆42Mar 17, 2026Updated 4 months ago
- Implementation of MTF measurement on Slanted Edge: ISO 12233:2017☆14Sep 7, 2020Updated 5 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 3 months ago
- Color difference：Din99,CIE76,CIE1994,CIEDE2000,CMC l:c☆18Jan 15, 2022Updated 4 years ago
- Image Vignetting Correction by Constrained Minimization of log-Intensity Entropy☆18Oct 31, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vignetting Correction algorithm in C++☆15Nov 9, 2020Updated 5 years ago
- c++实现的sfrmat☆26May 22, 2020Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆22Apr 7, 2025Updated last year
- Fast automatic image and video devignetting.☆36Nov 16, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 3 months ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- Computing MTF per ISO 12233 in Python.☆33May 10, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C语言 矩阵的逆、矩阵乘法、矩阵行列式、矩阵转置/matrix inverse, matrix multiplication, matrix determination, matrix transpose☆10Dec 14, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆11Dec 11, 2017Updated 8 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago