Alternatives and similar repositories for CSV-file-for-SQL-Practice

Users that are interested in CSV-file-for-SQL-Practice are comparing it to the libraries listed below

• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,792Updated 4 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,837Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,882Updated 9 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,890Updated 4 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,672Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,482Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,596Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,437Updated last week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,093Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,224Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,947Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,376Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,704Updated 2 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,185Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,640Updated 3 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,069Updated 2 weeks ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,800Updated 9 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,893Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,147Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,035Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,152Updated 6 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,454Updated 5 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,727Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,489Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆852Updated 4 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,331Updated 5 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆762Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,802Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆947Updated last year