MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆16Feb 11, 2019Updated 7 years ago
Alternatives and similar repositories for mp3-player
Users that are interested in mp3-player are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学数字逻辑课程期末大作业☆64Sep 5, 2021Updated 4 years ago
- 同济大学数字逻辑大作业，基于OLED显示屏、MP3播放器和PS/2键盘的电子琴☆20Jan 7, 2022Updated 4 years ago
- 同济大学数字逻辑大作业☆31Jan 18, 2022Updated 4 years ago
- 数字逻辑期末大作业，7k下落式音乐游戏☆43Feb 6, 2023Updated 3 years ago
- 同济大学 数据库课设 TJU Database Curriculum Project☆10May 30, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- 同济大学22级数字逻辑大作业☆33Nov 18, 2025Updated 8 months ago
- 同济大学 数字逻辑+汇编+数据结构作业及项目+人工智能导论笔记+形式语言与自动机笔记+计算机组成原理小作业+编译原理+编译原理课程设计+计算机网络+操作系统课程设计+数据库课程设计+计算机系统结构课程设计+人机交互导论+软件工程+Web技术+深度学习与神经网络+数据库系统原…☆348Mar 18, 2025Updated last year
- 💡同济大学计算机科学与技术专业本科课程资源仓库☆248Sep 25, 2024Updated last year
- 2017秋季学期计组实验，含54条单周期CPU☆28Dec 3, 2018Updated 7 years ago
- 如何把一个大型第一人称射击游戏保存在只有 256KB Flash 的 STM32F103RC 里面☆16Mar 8, 2020Updated 6 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆15Jun 4, 2023Updated 3 years ago
- Review for Course 100396,Tongji Uni.☆39Mar 13, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- three.js的元素周期表_自动旋转&&投票&&签到动画效果☆11Apr 30, 2019Updated 7 years ago
- ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机☆13Jul 27, 2018Updated 7 years ago
- Codes for our paper "AgentMonitor: A Plug-and-Play Framework for Predictive and Secure Multi-Agent Systems"☆13Dec 13, 2024Updated last year
- 同济大学计算机部分作业，计算机系统实验（系统移植参考github上学长的代码），操作系统课程设计，数据库课程设计，web技术，编译原理（不包含两次实验，因为是小组作业hhh），操作系统，计算机系统结构（流水线CPU，静态的和动态的），计算机组成原理（包含31条MIPS单周期…☆134Mar 31, 2025Updated last year
- ☆14Oct 20, 2015Updated 10 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Source code for "Distraction-based Neural Models for Document Summarization" runnable on GPU and CPU.☆15May 22, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 同济大学计算机科学与技术、信息安全专业课程资源共享仓库。含部分科目介绍、报告模板、实验工具等内容。期待更多课程加入……☆440Jul 10, 2026Updated last week
- Some design examples of Verilog about digital circuits☆31Nov 21, 2020Updated 5 years ago
- iLLaVA: An Image is Worth Fewer Than 1/3 Input Tokens in Large Multimodal Models (ICLR2026)☆23Jun 24, 2026Updated 3 weeks ago
- TJ 计算机系统实验: 89条指令CPU☆12Nov 11, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆15May 3, 2019Updated 7 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- Benchmarking data and script used for LLM multi-agent collaboration systems from AWS Bedrock Agents Science team.☆18Dec 10, 2024Updated last year
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- 同济大学2019级数据库课程设计项目☆11Sep 11, 2021Updated 4 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- 同济的计算机组成原理实验要求的54条指令CPU☆13Feb 27, 2020Updated 6 years ago
- 三个分词器，一个使用bilstm+viterbi，一个使用n-gram，一个使用cnn+bilstm+crf☆17Jan 24, 2018Updated 8 years ago
- ☆16Dec 16, 2017Updated 8 years ago