MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆16Feb 11, 2019Updated 7 years ago
Alternatives and similar repositories for mp3-player
Users that are interested in mp3-player are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学数字逻辑课程期末大作业☆63Sep 5, 2021Updated 4 years ago
- 同济大学数字逻辑大作业，基于OLED显示屏、MP3播放器和PS/2键盘的电子琴☆20Jan 7, 2022Updated 4 years ago
- 同济大学数字逻辑大作业☆33Jan 18, 2022Updated 4 years ago
- 数字逻辑大作业：FPGA的电子琴，基于Nexys 4板，采用Verilog实现☆21Sep 28, 2019Updated 6 years ago
- 同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏☆14May 27, 2020Updated 5 years ago
- 基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。☆10Sep 29, 2020Updated 5 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆30Jul 15, 2022Updated 3 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- 同济大学22级数字逻辑大作业☆32Nov 18, 2025Updated 4 months ago
- TongjiUniversity的一些课程作业☆47Sep 2, 2024Updated last year
- ☆26May 17, 2017Updated 8 years ago
- 2017秋季学期计组实验，含54条单周期CPU☆27Dec 3, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆12Jun 4, 2023Updated 2 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- 本项目设计一个可以产生21种音阶的电子琴，由PS2键盘完成输入，在Basys2板识别处理后，产生特定频率声音，最后通过Pmod_AMP模块发出。☆10Jul 21, 2019Updated 6 years ago
- Code accompanying the 2022 DLS paper "Misleading Deep-Fake Detection with GAN Fingerprints"☆10May 26, 2022Updated 3 years ago
- 同济计科操作系统、计算机系统机构、计算机网络笔记整理☆25Jun 28, 2025Updated 8 months ago
- ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机☆13Jul 27, 2018Updated 7 years ago
- Codes for our paper "AgentMonitor: A Plug-and-Play Framework for Predictive and Secure Multi-Agent Systems"☆13Dec 13, 2024Updated last year
- TJCS-Undergraduate-Courses☆107Jul 9, 2022Updated 3 years ago
- [EMNLP 2025 Oral] IPIGuard: A Novel Tool Dependency Graph-Based Defense Against Indirect Prompt Injection in LLM Agents☆16Sep 16, 2025Updated 6 months ago
- 同济大学22级沈坚面向对象程序设计大作业☆14Aug 31, 2024Updated last year
- ☆14Mar 9, 2025Updated last year
- Official release of code for the paper RL is a hammer and LLMs are nails A simple RL approach to stronger prompt injection attacks☆42Feb 11, 2026Updated last month
- 同济23数字逻辑张冬冬老师作业☆13Nov 23, 2024Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆12Aug 25, 2015Updated 10 years ago
- 同济大学计算机科学与技术、信息安全专业课程资源共享仓库。含部分科目介绍、报告模板、实验工具等内容。期待更多课程加入……☆403Mar 7, 2026Updated 2 weeks ago
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- TJCS软工期末复习(曾国荪班)☆12Jul 2, 2024Updated last year
- iLLaVA: An Image is Worth Fewer Than 1/3 Input Tokens in Large Multimodal Models☆21Mar 10, 2026Updated last week
- Source code for "Distraction-based Neural Models for Document Summarization" runnable on GPU and CPU.☆15May 22, 2018Updated 7 years ago
- Boost library subset for FireBreath☆13Apr 17, 2017Updated 8 years ago
- CNN Implemetation on ZYNQ-7010☆25Sep 24, 2023Updated 2 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- ☆15Sep 17, 2024Updated last year
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago