MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆16Feb 11, 2019Updated 7 years ago
Alternatives and similar repositories for mp3-player
Users that are interested in mp3-player are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学数字逻辑课程期末大作业☆64Sep 5, 2021Updated 4 years ago
- 同济大学数字逻辑大作业，基于OLED显示屏、MP3播放器和PS/2键盘的电子琴☆20Jan 7, 2022Updated 4 years ago
- 数字逻辑大作业：FPGA的电子琴，基于Nexys 4板，采用Verilog实现☆22Sep 28, 2019Updated 6 years ago
- 同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏☆14May 27, 2020Updated 6 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- 同济计科操作系统、计算机系统机构、计算机网络笔记整理☆23Jun 28, 2025Updated last year
- 同济大学 数字逻辑+汇编+数据结构作业及项目+人工智能导论笔记+形式语言与自动机笔记+计算机组成原理小作业+编译原理+编译原理课程设计+计算机网络+操作系统课程设计+数据库课程设计+计算机系统结构课程设计+人机交互导论+软件工程+Web技术+深度学习与神经网络+数据库系统原…☆350Mar 18, 2025Updated last year
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- 💡同济大学计算机科学与技术专业本科课程资源仓库☆251Sep 25, 2024Updated last year
- ☆26May 17, 2017Updated 9 years ago
- 2017秋季学期计组实验，含54条单周期CPU☆28Dec 3, 2018Updated 7 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆15Jun 4, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Review for Course 100396,Tongji Uni.☆39Mar 13, 2022Updated 4 years ago
- three.js的元素周期表_自动旋转&&投票&&签到动画效果☆11Apr 30, 2019Updated 7 years ago
- TJCS软工期末复习(曾国荪班)☆10Jul 2, 2024Updated 2 years ago
- 2024年同济大学计算机网络实验课个人实验二☆10Jun 26, 2024Updated 2 years ago
- TongjiUniversity的一些课程作业☆49Sep 2, 2024Updated last year
- TJCS-Undergraduate-Courses☆111Jul 9, 2022Updated 4 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- OpenVDB renderer using OpenGL☆15May 14, 2021Updated 5 years ago
- 同济大学计算机部分作业，计算机系统实验（系统移植参考github上学长的代码），操作系统课程设计，数据库课程设计，web技术，编译原理（不包含两次实验，因为是小组作业hhh），操作系统，计算机系统结构（流水线CPU，静态的和动态的），计算机组成原理（包含31条MIPS单周期…☆134Mar 31, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Camouflage YOLO - (CAMOLO) trains adversarial patches to confuse the YOLO family of object detectors.☆13Oct 20, 2022Updated 3 years ago
- Source code for "Distraction-based Neural Models for Document Summarization" runnable on GPU and CPU.☆15May 22, 2018Updated 8 years ago
- 同济大学22级沈坚面向对象程序设计大作业☆11Aug 31, 2024Updated last year
- 同济23数字逻辑张冬冬老师作业☆11Nov 23, 2024Updated last year
- 使用百度图像识别接口的微信小程序☆13Dec 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CNN Implemetation on ZYNQ-7010☆26Sep 24, 2023Updated 2 years ago
- TJ 计算机系统实验: 89条指令CPU☆12Nov 11, 2024Updated last year
- Some design examples of Verilog about digital circuits☆32Nov 21, 2020Updated 5 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆15May 3, 2019Updated 7 years ago
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago