Mionger / mp3-player
MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆15Updated 5 years ago
Related projects: ⓘ
- 同济大学数字逻辑综合作业☆19Updated 8 months ago
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆54Updated 3 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆109Updated 4 years ago
- 同济大学计算机组成原理课程设计,包括31条单周期cpu和54条多周期cpu☆9Updated last year
- 同济大学数字逻辑课程期末大作业☆35Updated 3 years ago
- riscv指令集,单周期以及五级流水线CPU☆16Updated 4 months ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写CPU》实现,开发板为Nexys4 DDR☆31Updated 6 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆60Updated 4 years ago
- 2017秋季学期计组实验,含54条单周期CPU☆25Updated 5 years ago
- 2017春季学期数字逻辑实验☆7Updated 5 years ago
- 数字逻辑课程设计,飞机大战游戏。使用Verilog开发的基于FPGA的小游戏,代码比较垃圾,仅以此记录那段奋斗的日子~☆9Updated 3 years ago
- 数字逻辑大作业:FPGA的电子琴,基于Nexys 4板,采用Verilog实现☆16Updated 4 years ago
- 同济大学CS《计算机系统实验》实验一TongJi University CS computer system experiment assignment 1☆10Updated last year
- TJ 计算机系统实验: OS系统移植☆8Updated 3 months ago
- 数字逻辑期末大作业,7k下落式音乐游戏☆21Updated last year
- ☆22Updated this week
- 计算机组成原理-31条指令的MipsCPU☆13Updated 3 years ago
- 同济大学数字逻辑大作业,基于OLED显示屏、MP3播放器和PS/2键盘的电子琴☆8Updated 2 years ago
- 单周期 8指令 MIPS32CPU☆81Updated 2 years ago
- Verilog实现的简单五级流水线CPU,开发平台:Nexys3☆36Updated 9 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆34Updated 3 years ago
- Mips五级流水线CPU☆31Updated last year
- Greedy Snake game on Nexys 4 DDR with Verilog.☆19Updated 2 years ago
- TJ 计算机系统实验: 89条指令CPU☆11Updated 3 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆131Updated 5 years ago
- ☆26Updated 3 years ago
- 多周期54条MIPS指令CPU,通过前后仿真及下板验证☆11Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆10Updated 4 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆10Updated 3 years ago
- ☆26Updated this week