MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆16Feb 11, 2019Updated 7 years ago
Alternatives and similar repositories for mp3-player
Users that are interested in mp3-player are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学数字逻辑课程期末大作业☆64Sep 5, 2021Updated 4 years ago
- 使用C++和EasyX绘图库编写的经典贪吃蛇范例游戏。☆11Oct 11, 2017Updated 8 years ago
- 同济大学数字逻辑大作业，基于OLED显示屏、MP3播放器和PS/2键盘的电子琴☆20Jan 7, 2022Updated 4 years ago
- 同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏☆14May 27, 2020Updated 6 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆31Aug 21, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 同济大学 数字逻辑+汇编+数据结构作业及项目+人工智能导论笔记+形式语言与自动机笔记+计算机组成原理小作业+编译原理+编译原理课程设计+计算机网络+操作系统课程设计+数据库课程设计+计算机系统结构课程设计+人机交互导论+软件工程+Web技术+深度学习与神经网络+数据库系统原…☆346Mar 18, 2025Updated last year
- TongjiUniversity的一些课程作业☆48Sep 2, 2024Updated last year
- 2017秋季学期计组实验，含54条单周期CPU☆28Dec 3, 2018Updated 7 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- 2024年同济大学计算机网络实验课个人实验二☆10Jun 26, 2024Updated 2 years ago
- ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机☆13Jul 27, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 同济大学计算机部分作业，计算机系统实验（系统移植参考github上学长的代码），操作系统课程设计，数据库课程设计，web技术，编译原理（不包含两次实验，因为是小组作业hhh），操作系统，计算机系统结构（流水线CPU，静态的和动态的），计算机组成原理（包含31条MIPS单周期…☆134Mar 31, 2025Updated last year
- [EMNLP 2025 Oral] IPIGuard: A Novel Tool Dependency Graph-Based Defense Against Indirect Prompt Injection in LLM Agents☆21Sep 16, 2025Updated 9 months ago
- OpenVDB renderer using OpenGL☆15May 14, 2021Updated 5 years ago
- 同济23数字逻辑张冬冬老师作业☆11Nov 23, 2024Updated last year
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- Source code for "Distraction-based Neural Models for Document Summarization" runnable on GPU and CPU.☆15May 22, 2018Updated 8 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CNN Implemetation on ZYNQ-7010☆25Sep 24, 2023Updated 2 years ago
- [NeurIPS 2025] Official repository for “FlowCut: Rethinking Redundancy via Information Flow for Efficient Vision-Language Models”☆32Dec 9, 2025Updated 6 months ago
- ☆16Sep 17, 2024Updated last year
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练 和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- 同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system☆12May 18, 2023Updated 3 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆15May 3, 2019Updated 7 years ago
- TJ 计算机系统实验: 89条指令CPU☆12Nov 11, 2024Updated last year
- ☆11Dec 13, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Some design examples of Verilog about digital circuits☆31Nov 21, 2020Updated 5 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- [NeurIPS 2025] The official implementation of the paper "DRIFT: Dynamic Rule-Based Defense with Injection Isolation for Securing LLM Agen…☆55Apr 19, 2026Updated 2 months ago
- ☆20May 14, 2024Updated 2 years ago
- 同济大学操作系统课设——二级文件系统☆11Aug 30, 2021Updated 4 years ago
- 三个分词器，一个使用bilstm+viterbi，一个使用n-gram，一个使用cnn+bilstm+crf☆17Jan 24, 2018Updated 8 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago