MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
☆16Feb 11, 2019Updated 7 years ago
Alternatives and similar repositories for mp3-player
Users that are interested in mp3-player are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 同济大学数字逻辑课程期末大作业☆64Sep 5, 2021Updated 4 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- 同济计科大三下操作系统+计算机图形学+计网+系统结构+软工复习☆22Jan 2, 2025Updated last year
- 同济计科操作系统、计算机系统机构、计算机网络笔记整理☆23Jun 28, 2025Updated last year
- 同济大学22级数字逻辑大作业☆34Nov 18, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 同济大学 数字逻辑+汇编+数据结构作业及项目+人工智能导论笔记+形式语言与自动机笔记+计算机组成原理小作业+编译原理+编译原理课程设计+计算机网络+操作系统课程设计+数据库课程设计+计算机系统结构课程设计+人机交互导论+软件工程+Web技术+深度学习与神经网络+数据库系统原…☆351Mar 18, 2025Updated last year
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- ☆26May 17, 2017Updated 9 years ago
- Review for Course 100396,Tongji Uni.☆39Mar 13, 2022Updated 4 years ago
- three.js的元素周期表_自动旋转&&投票&&签到动画效果☆11Apr 30, 2019Updated 7 years ago
- 2024年同济大学计算机网络实验课个人实验二☆10Jun 26, 2024Updated 2 years ago
- TongjiUniversity的一些课程作业☆49Sep 2, 2024Updated last year
- UVA-Human-Skeleton-Preprocessing☆10May 4, 2023Updated 3 years ago
- 同济大学计算机部分作业，计算机系统实验（系统移植参考github上学长的代码），操作系统课程设计，数据库课程设计，web技术，编译原理（不包含两次实验，因为是小组作业hhh），操作系统，计算机系统结构（流水线CPU，静态的和动态的），计算机组成原理（包含31条MIPS单周期…☆135Mar 31, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- 同济大学22级沈坚面向对象程序设计大作业☆11Aug 31, 2024Updated 2 years ago
- Boost library subset for FireBreath☆13Apr 17, 2017Updated 9 years ago
- 同济23数字逻辑张冬冬老师作业☆11Nov 23, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Some design examples of Verilog about digital circuits☆32Nov 21, 2020Updated 5 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 同济大学2019级数据库课程设计项目☆11Sep 11, 2021Updated 4 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- 基于FPGA的PWM电机控制☆24Jun 17, 2020Updated 6 years ago
- 三个分词器，一个使用bilstm+viterbi，一个使用n-gram，一个使用cnn+bilstm+crf☆17Jan 24, 2018Updated 8 years ago
- 同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system☆12May 18, 2023Updated 3 years ago
- ☆16Dec 16, 2017Updated 8 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 同济大学2021级计算机科学与技术系 计算机组成与原理实验 单周期31条指令CPU☆115May 22, 2023Updated 3 years ago
- BF-Attack: Official implementation of "Enhancing Adversarial Attacks with Decision Boundary Information". A plug-and-play module designed…☆29May 21, 2026Updated 3 months ago
- Posit Arithmetic Cores generated with FloPoCo☆30May 8, 2026Updated 3 months ago
- A GPU based SPH fluid simulation built on OpenGL with Cinder.☆15Aug 13, 2021Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- ☆21Jan 13, 2025Updated last year
- mirror of elfutils☆11Aug 31, 2018Updated 8 years ago