Entropify / Entropic_R32-P5_RISC-VView on GitHub
5-Stage Pipelined RISC-V CPU utilizing the RV32I ISA, featuring dynamic branch prediction. Designed, verified, performance tested, ASIC-flowed, FPGA synthesized
☆23Oct 25, 2026Updated this week

Alternatives and similar repositories for Entropic_R32-P5_RISC-V

Users that are interested in Entropic_R32-P5_RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?