使用循环神经网络预测大乐透开奖结果。仅为技术研究而产生的娱乐性质的小实验，赚不了钱，赚不了钱，赚不了钱，重要的事情说三遍。
☆100Sep 11, 2023Updated 2 years ago
Alternatives and similar repositories for lotto
Users that are interested in lotto are comparing it to the libraries listed below
Sorting:
- 该项目用于预测双色球。（This project is dedicated to forecasting the result of welfare lottery named Union Lotto in China.）☆287Jun 1, 2021Updated 4 years ago
- 双色球+大乐透彩票AI预测☆959Jan 31, 2025Updated last year
- AI体彩预测：大乐透、排列3、排列5、七星彩。☆31Jul 16, 2020Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 基于python实现的双色球分析脚本，可拉取 http://kaijiang.zhcw.com/zhcw/html/ssq/list_1.html 页面双色球数据，格式化后写入本地文件，通过图形工具分析近50期红篮球走势。助于分析红蓝下期可能出现的个数字概率☆28Jan 24, 2021Updated 5 years ago
- 自动周期爬取大乐透、双色球彩票数据☆51Feb 4, 2023Updated 3 years ago
- RadminSavePassword☆14Apr 7, 2020Updated 5 years ago
- 抓取网上双色球数据，使用《彩票中奖指南》中方法计算彩票。☆134Jan 18, 2018Updated 8 years ago
- IIR Lowpass Filter☆13Jan 12, 2018Updated 8 years ago
- 有了它,再也不用担 心进京证过期了~~☆12Feb 10, 2017Updated 9 years ago
- 一款纯go写的服务器云监控，0依赖低内存低消耗、跨设备支持☆14Jan 21, 2022Updated 4 years ago
- python常用数据分析代码和技巧☆30Dec 1, 2019Updated 6 years ago
- ☆11May 31, 2016Updated 9 years ago
- 一个想让大家赚钱的数字货币量化项目。量化开源的框架和策略不少，但真正能赚钱的少之又少，本项目使用的策略就是想为大家多赚钱，所以策略及交易处理逻辑没有开源，开源的估计都被研究透了，又能赚几个钱☆20May 14, 2021Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- MCP (Model Context Protocol) server configurations for popular services like GitHub, Figma, Puppeteer, Sentry, and Context7☆23Sep 29, 2025Updated 5 months ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 11 months ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 7 years ago
- An Ubuntu based container running X11 & XFCE with VNC and X11 forwarding over SSH☆10Jul 21, 2019Updated 6 years ago
- xiaohongshu-mcp skills☆49Updated this week
- 一个专用于抓取西西河大佬全部文章的爬虫工具☆15Jun 3, 2024Updated last year
- This repository manages DSD lab code files.☆14Oct 29, 2021Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- ROS driver for iXblue inertial sensors supporting StdBin protocol☆10Feb 5, 2024Updated 2 years ago
- The project is intended to demonstrate Lane tracking & detection on Qualcomm’s Robotics Platform RB5. YOLOP is the architecture used to i…☆10Aug 22, 2023Updated 2 years ago
- A collection of my generative artwork, mostly with Processing in Python mode☆12Nov 12, 2018Updated 7 years ago
- 闲鱼搬砖助手-免费版☆11Mar 21, 2025Updated 11 months ago
- ☆11May 13, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A powerful CLI tool (command line tool ) for downloading cryptocurrency data from Binance's public data repository.☆14Aug 21, 2025Updated 6 months ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago