terrillmoore / NIST-Statistical-Test-Suite
The code from NIST SP-800-22 for testing random-number generators, along with docs for reference
☆108Updated last year
Related projects ⓘ
Alternatives and complementary repositories for NIST-Statistical-Test-Suite
- NEON implementation of NIST lattice-based PQC finalists☆18Updated 3 years ago
- Improved version of the NIST Statistical Test Suite (STS)☆97Updated 3 months ago
- ☆10Updated last year
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆154Updated 3 years ago
- Saber and NTRU on M4 and AVX2☆16Updated 2 years ago
- NIST Statistical Test Suite (SP800-22rev1) source code for easier compilation.☆42Updated 3 years ago
- The SP800-90B_EntropyAssessment C++package implements the min-entropy assessment methods included in Special Publication 800-90B.☆202Updated 4 months ago
- A collection of Ascon implementations & documents (as submodules)☆41Updated 9 months ago
- An Implementation of the Number Theoretic Transform☆37Updated last year
- ☆11Updated 2 years ago
- MLKEM implementation optimized for embedded microcontrollers☆14Updated 3 months ago
- Software implementation of Gaussian sampling algorithms in C++ using NTL library.☆13Updated 9 years ago
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆160Updated 2 months ago
- ☆8Updated 2 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- Number Theoretic Transform Implementation on GPU for FHE Applications☆36Updated 3 years ago
- ☆13Updated 3 weeks ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- ☆24Updated 3 months ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆94Updated last year
- Module-Lattice-based Digital Signature Standard (draft) standard by NIST☆36Updated 3 months ago
- ☆16Updated last week
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- Hardware implementation of Saber☆7Updated 4 years ago
- Lattice Sieving using GPU Tensor cores based on the General Sieve Kernel (G6K)☆21Updated 2 years ago
- Additional implementation of BIKE (Bit Flipping Key Encapsulation)☆48Updated 7 months ago
- ☆52Updated 5 months ago
- ☆16Updated 3 years ago
- Verilog Hardware Design of Ascon v1.2☆19Updated last week
- A sage Toolkit for mounting/estimating attacks on LWE with Side Information☆38Updated last year