Alternatives and similar repositories for vbench

Users that are interested in vbench are comparing it to the libraries listed below

• ut-osa / strata
  Strata: A Cross Media File System
  ☆72Updated 2 years ago
• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆33Updated 3 years ago
• apanwariisc / HawkEye
  The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.
  ☆20Updated 3 years ago
• LinuxPerfStudy / LEBench
  ☆62Updated 11 months ago
• WiscADSL / uFS
  A Filesystem Semi-Microkernel.
  ☆42Updated last year
• sslab-gatech / shfllock
  ☆41Updated 3 years ago
• ut-osa / ingens
  Coordinated and Efficient Huge Page Management with Ingens
  ☆45Updated 8 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• mitosis-project / mitosis-linux
  Linux source tree with Mitosis extension for x86_64.
  ☆12Updated 4 years ago
• sslab-gatech / fxmark
  FxMark: Filesystem Multicore Scalability Benchmark
  ☆63Updated 3 years ago
• basicthinker / ThyNVM
  ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…
  ☆29Updated 7 years ago
• swapnilh / whisper
  WHISPER is a comprehensive benchmark suite for emerging persistent memory technologies.
  ☆49Updated 6 years ago
• hedayati / hodor
  Hodor-PKU
  ☆24Updated 3 years ago
• efeslab / huron
  A false sharing detection and repair tool
  ☆14Updated 6 years ago
• sihangliu / pmtest
  ☆28Updated 5 years ago
• utah-scs / lsm-sim
  Simulator for comparing memory allocation policies for caches.
  ☆19Updated 6 years ago
• ut-osa / assise
  ☆57Updated 3 years ago
• snalli / nstore
  NVM Database from Carnegie-Mellon U
  ☆24Updated 4 years ago
• csl-iisc / Trident-MICRO21-artifact
  ☆10Updated last year
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆18Updated last year
• ix-project / dune
  ☆31Updated 6 years ago
• ANLAB-KAIST / dilos
  Source code for "DiLOS: Do Not Trade Compatibility for Performance in Memory Disaggregation (EuroSys'23)"
  ☆18Updated 2 years ago
• YanB25 / Universal-Print
  Universal Presentation: A Header-only C++ Library to Cout STL containers and more
  ☆18Updated last year
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 6 years ago
• anujkaliaiitd / pmem-bench
  Intel pmem benchmarks
  ☆18Updated 3 years ago
• rs3lab / SynCord
  https://rs3lab.github.io/SynCord/
  ☆22Updated 2 years ago
• trigonak / ccbench
  A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).
  ☆78Updated 3 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆40Updated 6 years ago
• blakecaldwell / fluidmem
  Open memory disaggregation
  ☆25Updated 5 years ago