rrjudd / jvsip
☆20Updated this week
Alternatives and similar repositories for jvsip:
Users that are interested in jvsip are comparing it to the libraries listed below
- TASP Core Plus Reference Implementation of the Vector/ Signal/Image processing (VSIP) Library (VSIPL)☆16Updated 9 years ago
- ☆29Updated 7 months ago
- ☆22Updated 2 years ago
- OpenSHMEM Application Programming Interface☆54Updated 4 months ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆78Updated 10 years ago
- Kernel for RapidIO☆33Updated 5 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆45Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆77Updated 3 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆25Updated 9 years ago
- Vector Math Library☆78Updated 8 years ago
- Repository for Xilinx PCIe DMA drivers☆42Updated 7 years ago
- Library of CUDA Kernels for Signal Processing☆14Updated 2 years ago
- ROCm - AMDGPU Compute Application Binary Interface☆41Updated 3 years ago
- ☆17Updated 6 months ago
- ☆34Updated last year
- OpenSHMEM Implementation on MPI☆25Updated last week
- The official repository of the local FPGA Development Kit.☆18Updated 5 years ago
- Automatically exported from code.google.com/p/math-neon☆40Updated 9 years ago
- Intel® GPU Compute Samples☆105Updated this week
- Driver and libraries for FPGA PCIe firmware used by PERG team and available on OHWR.☆26Updated 8 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆17Updated 5 years ago
- Program to read/write from/to any location in memory (from lartware)☆37Updated 3 years ago
- FPGA_PCIe_drivers☆14Updated 9 years ago
- SYCL Benchmark Suite☆64Updated last month
- ☆55Updated 2 years ago
- A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)☆16Updated 10 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated this week
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆116Updated 4 months ago