OpenAPI-based client for the Rclone RC API
☆71Aug 19, 2026Updated last month
Alternatives and similar repositories for rclone-sdk
Users that are interested in rclone-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source code for student lectures on dependent type theory.☆12Jun 9, 2025Updated last year
- "rsync for cloud storage" - Google Drive, S3, Dropbox, Backblaze B2, One Drive, Swift, Hubic, Wasabi, Google Cloud Storage, Azure Blob, A…☆59,969Updated this week
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A compact high-signal benchmark for evaluating frontier agents☆39Aug 3, 2026Updated last month
- 深入理解计算机系统 课程实验 / CMU 15213: CSAPP Labs☆12Dec 13, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- clib2d with lisp using Qt 5.11 (VS2017,x64)☆16Nov 18, 2018Updated 7 years ago
- mono repo for various smolVM language sdks☆28Jul 22, 2026Updated 2 months ago
- Generate real random numbers with Ruby☆22Feb 26, 2015Updated 11 years ago
- Code for paper 'ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection'☆16Jul 4, 2025Updated last year
- BigCodeBench: Benchmarking Code Generation with Diverse Function Calls and Complex Instructions☆26Aug 8, 2024Updated 2 years ago
- Fork of https://crates.io/crates/ftp with tokio async support☆26Aug 19, 2023Updated 3 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆29Sep 19, 2026Updated last week
- [ASE 2025] CoSIL: Issue Localization via Iteritive Code Graph Searching☆26May 31, 2026Updated 3 months ago
- Plug n Play GBNF Compiler for llama.cpp☆33Nov 8, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 7 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 8 months ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- A modular full-system emulator written in Rust☆35Jul 24, 2026Updated 2 months ago
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆42Sep 14, 2026Updated last week
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆32Jul 3, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SWE-chat: Coding Agent Interactions From Real Users in the Wild☆35Apr 24, 2026Updated 5 months ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- ☆38Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- [ICLR2026] The official repository for the CodeGym project: "Generalizable End-to-End Tool-Use RL with Synthetic CodeGym"☆41Oct 14, 2025Updated 11 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆35Jul 24, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆36Jun 18, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- LSAP (Language Server Agent Protocol) is an open protocol that defines how AI coding agents interact with Language Servers☆45Jan 28, 2026Updated 7 months ago
- RewardAnything: Generalizable Principle-Following Reward Models☆47Jun 11, 2025Updated last year
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆44Oct 29, 2023Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Jun 2, 2023Updated 3 years ago
- A fast, practical SystemVerilog LSP for RTL coding.☆50Updated this week
- A verilog based 5-stage pipelined RISC-V Processor code.☆42Mar 25, 2020Updated 6 years ago