Decentralized network framework. In development
☆16Apr 28, 2026Updated 4 months ago
Alternatives and similar repositories for MagicNet
Users that are interested in MagicNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This work Replicated the paper "Segmentation Convolutional Neural Networks for Automatic Crater Detection on Mars"☆11Dec 16, 2022Updated 3 years ago
- An interactive learning space for Nervos developers☆11May 25, 2026Updated 3 months ago
- Ambiente de Desenvolvimento Integrado (ADI) contando com um explorador de arquivos, editor de código, compilador e outros.☆10Jun 19, 2025Updated last year
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆12Aug 27, 2013Updated 13 years ago
- A general purpose compiler for the Craft programming language☆17Sep 14, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Web Modules for Pure Standards-based development☆19Apr 10, 2026Updated 4 months ago
- This repository houses the primary implementation of the Bitnet client in Golang. Any significant changes must undergo the BTIP (Bitnet I…☆13Apr 29, 2024Updated 2 years ago
- ☆17Jun 12, 2024Updated 2 years ago
- A C compiler written in C☆106Feb 15, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- ☆29Jul 13, 2024Updated 2 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Proto, Doubler. Tripler and Quad FeatherWings PCB files☆15Nov 1, 2019Updated 6 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Voron Community mods, slicer profiles and firmware configurations.☆13May 5, 2022Updated 4 years ago
- Firmware for the PolyFormer stand alone pulling system☆15Apr 24, 2023Updated 3 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- ChainCash - elastic peer-to-peer money collectively backed by blockchain assets and trust☆29Jul 16, 2026Updated last month
- ☆28Updated this week
- jsReplay is a record and playback tool used for in-browser functional regression testing.☆48Jul 20, 2017Updated 9 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 32 bit singletasking C kernel☆64May 17, 2022Updated 4 years ago
- E2EE ML primitives and runtime☆32Jun 17, 2026Updated 2 months ago
- Easy, flexible C unit testing☆11Feb 13, 2016Updated 10 years ago
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- ☆22May 5, 2022Updated 4 years ago
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Small Unix like operating system written in C, for i386 (PC) CPU☆11Apr 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 2, 2010Updated 16 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- nil☆10Updated this week
- ☆19Apr 14, 2026Updated 4 months ago
- ☆14Dec 15, 2025Updated 8 months ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago