Alternatives and similar repositories for courseAllocation

Users that are interested in courseAllocation are comparing it to the libraries listed below

• ChampSim / ChampSim
  ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …
  ☆599Updated last week
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 6 months ago
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆466Updated 11 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆369Updated 9 months ago
• MalayKedia / Sem_4
  ☆17Updated last month
• MalayKedia / Sem_3
  ☆29Updated 5 months ago
• cpinitiative / usaco-guide
  A free collection of curated, high-quality resources to take you from Bronze to Platinum and beyond.
  ☆1,692Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆345Updated 4 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆343Updated 3 weeks ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆961Updated last month
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆436Updated this week
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆201Updated 2 weeks ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆249Updated last week
• CMU-SAFARI / ramulator
  A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …
  ☆639Updated last year
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆23Updated 4 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆542Updated 3 weeks ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆684Updated last week
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆150Updated 9 months ago
• ktk53x / Course_Material
  Lecture slides and other course material
  ☆60Updated 3 years ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆220Updated 4 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆270Updated 4 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆421Updated 5 years ago
• balaji1029 / cs108-res
  ☆11Updated 6 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆198Updated this week
• davidepatti / noxim
  Network on Chip Simulator
  ☆271Updated last year
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆75Updated 2 years ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆343Updated last week
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆123Updated last year
• Sabaneak / Machine-Learning-Summer-Group-2021
  ☆100Updated 3 years ago
• bqi343 / cp-notebook
  General Resources for Competitive Programming
  ☆2,600Updated 3 months ago